Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Threads Starting Jul 2011
152083: 11/07/02: Sink0: Help with bidirectional interface of a FPGA with a uC
152085: 11/07/03: salimbaba: Re: Help with bidirectional interface of a FPGA with a uC
152086: 11/07/03: Sink0: Re: Help with bidirectional interface of a FPGA with a uC
152089: 11/07/04: Tim Wescott: Re: Help with bidirectional interface of a FPGA with a uC
152120: 11/07/10: Sink0: Re: Help with bidirectional interface of a FPGA with a uC
152087: 11/07/03: bhatti: small size SDSL modem
152088: 11/07/04: valtih1978: How do they handle shorts during the dynamic reconfiguration?
152090: 11/07/05: Ed McGettigan: Re: How do they handle shorts during the dynamic reconfiguration?
152091: 11/07/05: Marc Jet: Re: How do they handle shorts during the dynamic reconfiguration?
152093: 11/07/05: valtih1978: Re: How do they handle shorts during the dynamic reconfiguration?
152689: 11/10/02: valtih1978: Re: How do they handle shorts during the dynamic reconfiguration?
152092: 11/07/05: Ed McGettigan: Re: How do they handle shorts during the dynamic reconfiguration?
152693: 11/10/03: <saardrimer@gmail.com>: Re: How do they handle shorts during the dynamic reconfiguration?
152097: 11/07/05: Ali Iqbal: Re: Verilog Custom Core To Read and Write From RAM
152100: 11/07/06: Mawa_fugo: Spartan3DSP TphDCM spec question
152101: 11/07/07: Tim: Re: Spartan3DSP TphDCM spec question
152110: 11/07/07: Gabor: Re: Spartan3DSP TphDCM spec question
152111: 11/07/07: Tim Wescott: Re: Spartan3DSP TphDCM spec question
152112: 11/07/08: jt_eaton: Re: Spartan3DSP TphDCM spec question
152116: 11/07/09: Tim Wescott: Re: Spartan3DSP TphDCM spec question
152108: 11/07/07: Mawa_fugo: Re: Spartan3DSP TphDCM spec question
152109: 11/07/07: Brian Drummond: Re: Spartan3DSP TphDCM spec question
152113: 11/07/08: Mawa_fugo: Re: Spartan3DSP TphDCM spec question
152114: 11/07/08: Mawa_fugo: Re: Spartan3DSP TphDCM spec question
152115: 11/07/09: Jon Elson: VHDL rollover of counter
152117: 11/07/10: Tim: Re: VHDL rollover of counter
152118: 11/07/10: Jim Granville: Re: VHDL rollover of counter
152119: 11/07/10: Jon Elson: Re: VHDL rollover of counter
152121: 11/07/10: Jon Elson: Re: VHDL rollover of counter
152123: 11/07/11: Tim Wescott: Re: VHDL rollover of counter
152128: 11/07/11: Jim Granville: Re: VHDL rollover of counter
152122: 11/07/11: Nikolaos Kavvadias: [ANN] HercuLeS high-level synthesis tool
152124: 11/07/11: Quadibloc: Re: HercuLeS high-level synthesis tool
152130: 11/07/12: Nikolaos Kavvadias: Re: HercuLeS high-level synthesis tool
152131: 11/07/12: Quadibloc: Re: HercuLeS high-level synthesis tool
152132: 11/07/12: Nikolaos Kavvadias: Re: HercuLeS high-level synthesis tool
152134: 11/07/12: Quadibloc: Re: HercuLeS high-level synthesis tool
152135: 11/07/12: Nikolaos Kavvadias: Re: HercuLeS high-level synthesis tool
152143: 11/07/13: =?UTF-8?Q?Nicholas_Collin_Paul_de_Glouce=C5=BFter?=: Re: [ANN] HercuLeS high-level synthesis tool
152146: 11/07/13: Tom Gardner: Re: [ANN] HercuLeS high-level synthesis tool
152147: 11/07/13: Nikolaos Kavvadias: Re: HercuLeS high-level synthesis tool
152125: 11/07/11: wzab: Synthesizable heap-sorter for FPGA - BSD licensed sources
152127: 11/07/11: wzab: Re: Synthesizable heap-sorter for FPGA - BSD licensed sources
152188: 11/07/17: wzab: Re: Synthesizable heap-sorter for FPGA - BSD licensed sources
152344: 11/08/10: Weng Tianxiang: Re: Synthesizable heap-sorter for FPGA - BSD licensed sources
152408: 11/08/19: wzab: Re: Synthesizable heap-sorter for FPGA - BSD licensed sources
152126: 11/07/11: wzab: Synthesizable heap-sorter for FPGA - BSD licensed sources
152734: 11/10/14: Wojtek =?UTF-8?Q?Zabo=C5=82otny?=: Re: Synthesizable heap-sorter for FPGA - BSD licensed sources
152129: 11/07/12: John Adair: XC6SLX150 Coprocessor Modules
152133: 11/07/12: Gabor: Re: XC6SLX150 Coprocessor Modules
152138: 11/07/13: John Adair: Re: XC6SLX150 Coprocessor Modules
152136: 11/07/12: aisitei: FPGA input pin connection to receive MIPI CSI-2
160161: 17/06/22: <abirov@gmail.com>: Re: FPGA input pin connection to receive MIPI CSI-2
152137: 11/07/13: Thomas Heller: Looking for a FPGA board
152141: 11/07/13: RCIngham: Re: Looking for a FPGA board
152148: 11/07/13: Kolja Sulimma: Re: Looking for a FPGA board
152153: 11/07/14: Nico Coesel: Re: Looking for a FPGA board
152142: 11/07/13: Thomas Heller: Re: Looking for a FPGA board
152144: 11/07/13: John Adair: Re: Looking for a FPGA board
152145: 11/07/13: Tim Wescott: Re: Looking for a FPGA board
152149: 11/07/13: maxascent: Re: Looking for a FPGA board
152157: 11/07/14: Thomas Heller: Re: Looking for a FPGA board
152152: 11/07/14: scrts: Re: Looking for a FPGA board
152158: 11/07/14: Thomas Heller: Re: Looking for a FPGA board
152161: 11/07/15: scrts: Re: Looking for a FPGA board
152163: 11/07/14: Tim Wescott: Re: Looking for a FPGA board
152170: 11/07/15: Hal Murray: Re: Looking for a FPGA board
152171: 11/07/15: scrts: Re: Looking for a FPGA board
152165: 11/07/15: Thomas Heller: Re: Looking for a FPGA board
152181: 11/07/15: Andreas Ehliar: Re: Looking for a FPGA board
152139: 11/07/13: aibk01: FSL Problem:Data Return and Use
152140: 11/07/13: RCIngham: Re: FSL Problem:Data Return and Use
152150: 11/07/13: aibk01: Re: FSL Problem:Data Return and Use
152151: 11/07/14: RCIngham: Re: FSL Problem:Data Return and Use
152217: 11/07/22: aibk01: Re: FSL Problem:Data Return and Use
152218: 11/07/22: Brian Drummond: Re: FSL Problem:Data Return and Use
152228: 11/07/25: Martin Thompson: Re: FSL Problem:Data Return and Use
152229: 11/07/25: Brian Drummond: Re: FSL Problem:Data Return and Use
152155: 11/07/14: dragonfly: ASM vs. RAM
152164: 11/07/15: Tim: Re: ASM vs. RAM
152167: 11/07/15: dragonfly: Re: ASM vs. RAM
152175: 11/07/15: dragonfly: Re: ASM vs. RAM
152179: 11/07/15: Tim Wescott: Re: ASM vs. RAM
152180: 11/07/15: Andreas Ehliar: Re: ASM vs. RAM
152156: 11/07/14: salimbaba: FPGA not getting programmed
152168: 11/07/15: mit: Re: FPGA not getting programmed
152172: 11/07/15: salimbaba: Re: FPGA not getting programmed
152190: 11/07/18: mit: Re: FPGA not getting programmed
152191: 11/07/18: colin: Re: FPGA not getting programmed
152192: 11/07/18: salimbaba: Re: FPGA not getting programmed
152194: 11/07/18: salimbaba: Re: FPGA not getting programmed
152197: 11/07/18: salimbaba: Re: FPGA not getting programmed
152203: 11/07/20: Morten Leikvoll: Re: FPGA not getting programmed
152193: 11/07/18: Ed McGettigan: Re: FPGA not getting programmed
152196: 11/07/18: Ed McGettigan: Re: FPGA not getting programmed
152198: 11/07/19: vasu: Re: FPGA not getting programmed
152200: 11/07/19: Ed McGettigan: Re: FPGA not getting programmed
152202: 11/07/20: vasu: Re: FPGA not getting programmed
152159: 11/07/14: John Adair: Enterpoint Recruiting
152162: 11/07/14: Aliaksei Chapyzhenka: Re: Any free timing diagram tools?
152182: 11/07/15: wzab: Re: Any free timing diagram tools?
152166: 11/07/15: HT-Lab: Re: Modelsim script to print simulation progress and a TCL question
152169: 11/07/15: Andreas Ehliar: Modelsim script to print simulation progress and a TCL question
152173: 11/07/15: salimbaba: RTL timing issue
152178: 11/07/15: salimbaba: Re: RTL timing issue
152184: 11/07/16: salimbaba: Re: RTL timing issue
152185: 11/07/17: jc: Re: RTL timing issue
152176: 11/07/15: Guy Eschemann: Re: Area optimization (optimizing DSP48E usage)
152177: 11/07/15: Guy Eschemann: Re: RTL timing issue
152183: 11/07/16: Guy Eschemann: Re: RTL timing issue
152186: 11/07/17: Slamy: Issues with Soft-Cores
152187: 11/07/17: Nikolaos Kavvadias: Re: Issues with Soft-Cores
152195: 11/07/18: Slamy: Re: Issues with Soft-Cores
152189: 11/07/18: Thomas Entner: Re: Issues with Soft-Cores
152204: 11/07/20: Gabor: Re: Issues with Soft-Cores
152223: 11/07/22: Julius: Re: Issues with Soft-Cores
152230: 11/07/25: GrizzlySteve: Re: Issues with Soft-Cores
152239: 11/07/26: Bart Fox: Re: Issues with Soft-Cores
152199: 11/07/19: Sk3ptic: sdxc
152205: 11/07/20: Fpga.Dev69: Speed attained by virtex 6
152206: 11/07/20: Gabor: Re: Speed attained by virtex 6
152212: 11/07/21: Kolja Sulimma: Re: Speed attained by virtex 6
152207: 11/07/20: fpgaace: source synchronous DDR bus with non-continuous clock
152208: 11/07/21: Brian Drummond: Re: source synchronous DDR bus with non-continuous clock
152209: 11/07/21: fpgaace: Re: source synchronous DDR bus with non-continuous clock
152214: 11/07/21: Gabor: Re: source synchronous DDR bus with non-continuous clock
152215: 11/07/21: Mawa_fugo: Re: source synchronous DDR bus with non-continuous clock
152216: 11/07/22: Nico Coesel: Re: source synchronous DDR bus with non-continuous clock
152219: 11/07/22: fpgaace: Re: source synchronous DDR bus with non-continuous clock
152220: 11/07/22: Morten Leikvoll: Re: source synchronous DDR bus with non-continuous clock
152210: 11/07/21: Dustin Brothers: Re: FPGA not getting programmed
152213: 11/07/21: Gabor: Re: FPGA not getting programmed
152211: 11/07/21: Dustin Brothers: Re: source synchronous DDR bus with non-continuous clock
152221: 11/07/22: sdaau: Post-map simulation: timing violation and delays
152222: 11/07/22: sdaau: Re: Post-map simulation: timing violation and delays
152224: 11/07/22: glen herrmannsfeldt: Re: Post-map simulation: timing violation and delays
152225: 11/07/22: KJ: Re: Post-map simulation: timing violation and delays
152227: 11/07/24: jt_eaton: Re: Post-map simulation: timing violation and delays
152249: 11/07/27: sdaau: Re: Post-map simulation: timing violation and delays
152254: 11/07/28: sdaau: Re: Post-map simulation: timing violation and delays
152226: 11/07/24: jianhuawow: About the setup time of BUFGMUX in Spartan6
152231: 11/07/25: Dustin Brothers: Re: FPGA not getting programmed
152232: 11/07/25: Dustin: Re: About the setup time of BUFGMUX in Spartan6
152233: 11/07/25: ECS.MSc.SOC: synthesizing
152234: 11/07/25: Rob Gaddi: Re: synthesizing
152235: 11/07/25: Nico Coesel: Re: synthesizing
152236: 11/07/25: Tim Wescott: Re: synthesizing
152237: 11/07/25: Benjamin Couillard: Question on PCI-express verssus Standard PCI performance
152238: 11/07/25: Robert Wessel: Re: Question on PCI-express verssus Standard PCI performance
152241: 11/07/26: rupertlssmith@googlemail.com: Re: Question on PCI-express verssus Standard PCI performance
152242: 11/07/26: Kolja Sulimma: Re: Question on PCI-express verssus Standard PCI performance
152243: 11/07/26: John Adair: Re: Question on PCI-express verssus Standard PCI performance
152244: 11/07/26: rupertlssmith@googlemail.com: Re: Question on PCI-express verssus Standard PCI performance
152245: 11/07/26: Morten Leikvoll: Re: Question on PCI-express verssus Standard PCI performance
152240: 11/07/26: Antti: FPGA security, Actel down, now Xilinx too?
152248: 11/07/27: radarman: Re: FPGA security, Actel down, now Xilinx too?
152250: 11/07/27: Tim Wescott: Re: FPGA security, Actel down, now Xilinx too?
152279: 11/08/02: stephen.craven@gmail.com: Re: FPGA security, Actel down, now Xilinx too?
152299: 11/08/04: stephen.craven@gmail.com: Re: FPGA security, Actel down, now Xilinx too?
152246: 11/07/27: RCIngham: VHDL horror in Xcell 76
152247: 11/07/27: RCIngham: Re: VHDL horror in Xcell 76
152252: 11/07/27: Gabor: Re: VHDL horror in Xcell 76
152251: 11/07/27: Kolja Sulimma: Re: VHDL horror in Xcell 76
152280: 11/08/02: valtih1978: Re: VHDL horror in Xcell 76
152282: 11/08/03: RCIngham: Re: VHDL horror in Xcell 76
152283: 11/08/03: valtih1978: Re: VHDL horror in Xcell 76
152373: 11/08/15: E Srikanth: Re: VHDL horror in Xcell 76
152253: 11/07/28: balajigec: image storing into BRAM
152294: 11/08/04: valtih1978: Re: image storing into BRAM
152305: 11/08/05: RCIngham: Re: image storing into BRAM
152304: 11/08/05: Martin Thompson: Re: image storing into BRAM
152323: 11/08/08: GrizzlySteve: Re: image storing into BRAM
152330: 11/08/09: GrizzlySteve: Re: image storing into BRAM
152334: 11/08/10: sbattazzo: Re: image storing into BRAM
152336: 11/08/10: Pete Fraser: Re: image storing into BRAM
152343: 11/08/11: Steve B: Re: image storing into BRAM
152405: 11/08/19: balajigec: Re: image storing into BRAM
154868: 13/01/22: <vidyasagar.kantamneni@gmail.com>: Re: image storing into BRAM
152255: 11/07/28: Rob Gaddi: Bitstream compression
152256: 11/07/28: Vladimir Vassilevsky: Re: Bitstream compression
152257: 11/07/28: Rob Gaddi: Re: Bitstream compression
152258: 11/07/29: maxascent: Re: Bitstream compression
152259: 11/07/29: Mike Perkins: Re: Bitstream compression
152262: 11/07/29: maxascent: Re: Bitstream compression
152276: 11/08/02: Mike Perkins: Re: Bitstream compression
152266: 11/07/29: Vladimir Vassilevsky: Re: Bitstream compression
152466: 11/08/27: John Larkin: Re: Bitstream compression
152267: 11/07/29: Noob: Re: Bitstream compression
152275: 11/08/01: Rob Gaddi: Re: Bitstream compression
152261: 11/07/29: Thomas Entner: Re: Bitstream compression
152263: 11/07/29: Jason: Re: Bitstream compression
152270: 11/07/29: OutputLogic: Re: Bitstream compression
152260: 11/07/29: Allan Herriman: Re: Bitstream compression
152264: 11/07/29: Nico Coesel: Re: Bitstream compression
152265: 11/07/29: Mawa_fugo: DVI-decoder clock question
152278: 11/08/02: johnp: Re: DVI-decoder clock question
152296: 11/08/04: Ed McGettigan: Re: DVI-decoder clock question
152388: 11/08/17: Mawa_fugo: Re: DVI-decoder clock question
152268: 11/07/29: Sharan: die's in different packages
152269: 11/07/29: Gabor: Re: die's in different packages
152272: 11/08/01: sharanbr: Re: die's in different packages
152274: 11/08/01: RCIngham: Re: die's in different packages
152277: 11/08/02: Greg Kramer: Re: die's in different packages
152298: 11/08/04: Ed McGettigan: Re: die's in different packages
152300: 11/08/04: Ed McGettigan: Re: die's in different packages
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
