Custom Search
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Hi in quartus II 6.0 .I want to see the entire delay between two nodes after post fitting.I am unable to find it.Can anyone help me how to do it.Can anyone give material on how to do place and routing on FPGA or atleast tips.I dont know TCL script and mine is classic timing analyser Thanking you kumarArticle: 112576
http://www.sump.org/projects/analyzer/ "hypermodest" <hypermodest@gmail.com> wrote in message news:1164394012.977690.199470@m7g2000cwm.googlegroups.com... > Hi. > Is there any ready open source (or not so open) logic analyzers based > on FPGA + (S|D)RAM? > I mean, we need to connect bunch of wires to FPGA, record all samples > to RAM and download it somehow to PC. > Also, is there any good starting points and/or known pitfalls, e.g. > what should I read first? > Thanks in advance. >Article: 112577
On Fri, 24 Nov 2006 23:52:31 GMT, "Homer J Simpson" <nobody@nowhere.com> wrote: > >"John Fields" <jfields@austininstruments.com> wrote in message >news:8e0fm29edjrukt15o3kt2sk24h8gh7hmkm@4ax.com... > >> You think Homer's pretty? >> >> Eeewwww!!! > >Women do. --- And why wouldn't they? They think of you as one of them. -- JFArticle: 112578
On Sat, 25 Nov 2006 03:11:11 GMT, "Homer J Simpson" <nobody@nowhere.com> wrote: > >"John Fields" <jfields@austininstruments.com> wrote in message >news:qj6fm2l042v4gmu7cd1nvcg96uc7ijg5j6@4ax.com... > >> Homer, I'm embarrassed for you. > >You embarass yourself - constantly. > >> You're nothing more than a parrot and I weep for the students who >> are forced to attend your classes. > >No, it's YOUR students who are forced to attend. Mine are all paying >volunteers. --- Wrong again. Mine were all voluntary students, but the Army paid the tab. Actually, I quit teaching long ago since I found out that "Them that can, do. Them that can't, teach." -- JFArticle: 112579
Alessandro You have not said what device you are trying to do this in. Generally temperature, silicon batch, voltage will all affect the result and is highly unpredictable. You may be better considering either board delays or discrete delay line devices for better accuracy. Even the good old RC time constant may be more accurate than using silicon delays especially if you use a high accuracy voltage comparitor. John Adair Enterpoint Ltd. Al wrote: > Hi to everyone, I'm trying to generate a 5-10 ns pulse width out of an > edge, without the use of any clock, just with internal delays. > Unfortunately I can imagine how much this delay will depend on > temperature and voltage and how much the width will be affected, but > still I have some margins (anyway everything will be tested in a thermal > chamber to verify functionalities). > So far I developed a sort of a "ripple-counter" with an auto-reset for > each FF (Q(0) will asynchronously reset Q(0)) so that I can start an > internal oscillation (a clock!). > After that a normal counter can be realized on the basis of this clock, > allowing to build a pulse. Once the pulse is over a reset is generated > to stop asynchronously all the FFs. > Does it make sense at all? I think no! :-) > > Any ideas? > > thanks a lot > > Al > > -- > Alessandro Basili > CERN, PH/UGC > Hardware DesignerArticle: 112580
I've read much about Double Buffering, especially that it is good practice (on Xilinx devices) to double buffer data signals (such as ADC inputs), and place the double buffer in the IOB associated with the pin. Can someone explain to me, what double buffering is and why you would use it? Any links to reference information would be appreciated. Many thanks.Article: 112581
Hi all, I'd like to use my SVF files to test the board; I'm using iMPACT, but it seems SVF can only be run to program devices and not to test it. What to do? Thanks in advance, FlorentArticle: 112582
John Adair wrote: > Alessandro > > You have not said what device you are trying to do this in. Generally > temperature, silicon batch, voltage will all affect the result and is > highly unpredictable. You may be better considering either board delays > or discrete delay line devices for better accuracy. Even the good old > RC time constant may be more accurate than using silicon delays > especially if you use a high accuracy voltage comparitor. > It's right, I'm sorry. I am using A54SX08A fpga from Actel and I did manage to make the pulse simply using a ripple-counter and getting the output on the combination of the value. Last bit in the counter will asynchronously reset the whole counter. With 6 FFs in cascade the back-annotate simulation shows a 5-6 ns pulse, this week I'm going to program the fpga and check. Unfortunately I cannot change the board layout or add some other components, which would have been "cleaner", so I have to do it with the logic. What really worries me is the temperature sensitivity, that's why we are going to test it in a thermal chamber. Anyway, based on the datasheet, it looks like that temperature derating factor, with 2.5V for VCCA (as it is in our case), will be 0.74 at -40 °C and 0.97 at +85 °C (our temperature range), that's why I estimated a min-max difference of 20%. If all these calculations are wrong (as they can be)then we will see a problem! :-) Cheers, Al -- Alessandro Basili CERN, PH/UGC Hardware DesignerArticle: 112583
An errata corrige to my previous post: Al wrote: > Anyway, based on the datasheet, it looks like that temperature derating > factor, with 2.5V for VCCA (as it is in our case), will be 0.74 at -40 > °C and 0.97 at +85 °C (our temperature range), that's why I estimated a > min-max difference of 20%. > If all these calculations are wrong (as they can be)then we will see a > problem! :-) > The datasheet reports derating for Junction Temperature, which is strictly related to the power and is not ambient temperature at all. I will estimate power consumption from the external current absorption on my board, which has much more than a simple fpga! The thermochamber will give much more answers! Cheers Al -- Alessandro Basili CERN, PH/UGC Hardware DesignerArticle: 112584
Why doesn't the particular Help page display in IE7 when a Help button is clicked on in ISE? TIA. Rog.Article: 112585
hi Ouch, the fedex costs, must be a gold plated envelope from altera. But having said that I should have a MAX II development kit soon to do http://indi.microfpga.com development. Should be more informative on the order page of the shipping costs. CheersArticle: 112586
When I try to Implement a design with an Aurora core (v2.4) in it I get the following error: ERROR:NgdBuild:753 - Line 68 in 'toplevel.ucf': Could not find instance(s) 'Inst_aurora_sample/aurora_module_i/lane_0_phase_align_i/phase_align_flops_r* ' in the design. To suppress this error specify the correct instance name or remove the constraint. The path to the FFs is correct. If I comment the following lines in "phase_align.vhd", it all seems to work OK: -- Attribute Declaration attribute KEEP_HIERARCHY : string; attribute KEEP_HIERARCHY of RTL: architecture is "true"; Does anyone know what's going on here please? TIA, Rog.Article: 112587
"John Fields" <jfields@austininstruments.com> wrote in message news:v3hgm2dd50sm333mhjo988imiorru4e5ih@4ax.com... >>> You think Homer's pretty? >>> >>> Eeewwww!!! >> >>Women do. > And why wouldn't they? They think of you as one of them. They're all straight - unlike you.Article: 112588
> I suspect it will be quicker to get it working from scratch yourself than > to try and munge someone else's design into your own specific platform. > Will, Thanks. I think that's probably the road I'll choose.Article: 112589
"John Fields" <jfields@austininstruments.com> wrote in message news:icjgm25adv16uhp51ahftmbqpl824dnafh@4ax.com... > Wrong again. Mine were all voluntary students, but the Army paid > the tab. > > Actually, I quit teaching long ago since I found out that "Them that > can, do. Them that can't, teach." Which is far from true. Some of us do it all.Article: 112590
Homer J Simpson wrote: > "John Fields" <jfields@austininstruments.com> wrote in message > news:icjgm25adv16uhp51ahftmbqpl824dnafh@4ax.com... > > > Wrong again. Mine were all voluntary students, but the Army paid > > the tab. > > > > Actually, I quit teaching long ago since I found out that "Them that > > can, do. Them that can't, teach." > > Which is far from true. Some of us do it all. I used to teach formally (and any of us not effectively teaching are not doing the job right anyway), and my take is: Those that can, teach. Those that can't become managers Cheers PeteSArticle: 112591
On Sat, 25 Nov 2006 19:14:01 GMT, "Homer J Simpson" <nobody@nowhere.com> wrote: > >"John Fields" <jfields@austininstruments.com> wrote in message >news:icjgm25adv16uhp51ahftmbqpl824dnafh@4ax.com... > >> Wrong again. Mine were all voluntary students, but the Army paid >> the tab. >> >> Actually, I quit teaching long ago since I found out that "Them that >> can, do. Them that can't, teach." > >Which is far from true. Some of us do it all. --- I can, but so far I haven't seen a lot from you design-wise that says you can too. Got anything you'd like to share? And these are hardware groups, don't forget. -- JFArticle: 112592
On Sat, 25 Nov 2006 19:01:44 GMT, "Homer J Simpson" <nobody@nowhere.com> wrote: > >"John Fields" <jfields@austininstruments.com> wrote in message >news:v3hgm2dd50sm333mhjo988imiorru4e5ih@4ax.com... > >>>> You think Homer's pretty? >>>> >>>> Eeewwww!!! >>> >>>Women do. > >> And why wouldn't they? They think of you as one of them. > >They're all straight - unlike you. --- Ho-hum... Yes, Homer, they're straight. What does that say about you? -- JFArticle: 112593
On 25 Nov 2006 12:08:01 -0800, "PeteS" <PeterSmith1954@googlemail.com>
wrote:
>Homer J Simpson wrote:
>
>> "John Fields" <jfields@austininstruments.com> wrote in message
>> news:icjgm25adv16uhp51ahftmbqpl824dnafh@4ax.com...
>>
>> > Wrong again. Mine were all voluntary students, but the Army paid
>> > the tab.
>> >
>> > Actually, I quit teaching long ago since I found out that "Them that
>> > can, do. Them that can't, teach."
>>
>> Which is far from true. Some of us do it all.
>
>I used to teach formally (and any of us not effectively teaching are
>not doing the job right anyway), and my take is:
>
>Those that can, teach.
>Those that can't become managers
>
>Cheers
>
>PeteS
You have it wrong, it's...
Those that can, do.
Those that can't, flip burgers.
Those that can't flip burgers, work check-out at Fry's Electronics.
Those that can't work check-out at Fry's Electronics, teach.
Those that can't teach, become managers.
Those that can't manage, they hang out on S.E.D hiding behind some
hideous nom de plume.
...Jim Thompson
--
| James E.Thompson, P.E. | mens |
| Analog Innovations, Inc. | et |
| Analog/Mixed-Signal ASIC's and Discrete Systems | manus |
| Phoenix, Arizona Voice:(480)460-2350 | |
| E-mail Address at Website Fax:(480)460-2142 | Brass Rat |
| http://www.analog-innovations.com | 1962 |
I love to cook with wine. Sometimes I even put it in the food.
Article: 112594"John Fields" <jfields@austininstruments.com> wrote in message news:dm9hm2d054g47sqf074b6vgm012g1sp81k@4ax.com... >>They're all straight - unlike you. > Ho-hum... Yes, Homer, they're straight. What does that say about > you? Try to follow along. Straight women prefer straight men. That's what it says about me. And you?Article: 112595
"PeteS" <PeterSmith1954@googlemail.com> wrote in message news:1164485281.237408.305840@l12g2000cwl.googlegroups.com... >> Which is far from true. Some of us do it all. > > I used to teach formally (and any of us not effectively teaching are > not doing the job right anyway), and my take is: > > Those that can, teach. > Those that can't become managers Ain't that the truth!Article: 112596
"John Fields" <jfields@austininstruments.com> wrote in message news:og9hm2pru2v1hhesp81p3albrcqg6sghvc@4ax.com... > I can, but so far I haven't seen a lot from you design-wise that > says you can too. Got anything you'd like to share? And these are > hardware groups, don't forget. You want a description of the HVAC systems I designed for multi story buildings? They ran over 100 pages for the maintenance manual and 40 full sized drawings IIRC.Article: 112597
"Jim Thompson" <To-Email-Use-The-Envelope-Icon@My-Web-Site.com> wrote in message news:nu9hm2p9iofkct7kjt6vuo0td93fu2bmb2@4ax.com... > Those that can't manage, they hang out on S.E.D hiding behind some > hideous nom de plume. "Jim Thompson" isn't THAT hideous a nom de plume.Article: 112598
"Petter Gustad" <newsmailcomp6@gustad.com> wrote in message news:7dr6vsptly.fsf@www.gratismegler.no... > "Davy" <zhushenli@gmail.com> writes: > >> But as we know, there is no xxxx signal in real digital world. So is >> there any better method to solve the problem? > > Maybe: > > case(branch) > ... ... > [all the possible branch] > ... ... > // synthesis translate_off > default: signal = 8'bx; > // synthesis translate_on > endcase This (the synthesis pragma's) is a very, very bad idea. Synthesis tools will not see the x assignment, so they will have to hold the value of 'signal' under the default condition. That can lead to spurious latches, or at least to excess logic... The x assignments are very important to synthesis tools, since then they know that in that state, the value of 'signal' is not important (don't care). Then they can use that to minimize the logic needed to implement the values that ARE important. So, x-assignments are good for simulation (so you can see when your design is in an invalid state), AND they are good for synthesis, because synthesis tools now know that that state is irrelevant (and can thus minimize they logic accordingly). RobArticle: 112599
Jim Thompson wrote: > On 25 Nov 2006 12:08:01 -0800, "PeteS" <PeterSmith1954@googlemail.com> > wrote: > > >Homer J Simpson wrote: > > > >> "John Fields" <jfields@austininstruments.com> wrote in message > >> news:icjgm25adv16uhp51ahftmbqpl824dnafh@4ax.com... > >> > >> > Wrong again. Mine were all voluntary students, but the Army paid > >> > the tab. > >> > > >> > Actually, I quit teaching long ago since I found out that "Them that > >> > can, do. Them that can't, teach." > >> > >> Which is far from true. Some of us do it all. > > > >I used to teach formally (and any of us not effectively teaching are > >not doing the job right anyway), and my take is: > > > >Those that can, teach. > >Those that can't become managers > > > >Cheers > > > >PeteS > > You have it wrong, it's... > > Those that can, do. > > Those that can't, flip burgers. > > Those that can't flip burgers, work check-out at Fry's Electronics. > > Those that can't work check-out at Fry's Electronics, teach. > > Those that can't teach, become managers. > > Those that can't manage, they hang out on S.E.D hiding behind some > hideous nom de plume. > > ...Jim Thompson > -- > | James E.Thompson, P.E. | mens | > | Analog Innovations, Inc. | et | > | Analog/Mixed-Signal ASIC's and Discrete Systems | manus | > | Phoenix, Arizona Voice:(480)460-2350 | | > | E-mail Address at Website Fax:(480)460-2142 | Brass Rat | > | http://www.analog-innovations.com | 1962 | > > I love to cook with wine. Sometimes I even put it in the food. Amusing I was actually being serious for a moment. Teachers (as opposed to lecturers) must have a fire inside if they are actually _teachers_. The best teachers _are_designers, for that reason. I was not always the most popular, but I was always the most respected. I happen to respect your abilities (not that I always say so) because I know what design takes; indeed I am a designer, of boards not chips. Do you know what it takes to _really_ teach? (that's not a rhetorical question). Cheers PeteS
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z