Site Home   Archive Home   FAQ Home   How to search the Archive   How to Navigate the Archive   
Compare FPGA features and resources   

Threads starting:
1994JulAugSepOctNovDec1994
1995JanFebMarAprMayJunJulAugSepOctNovDec1995
1996JanFebMarAprMayJunJulAugSepOctNovDec1996
1997JanFebMarAprMayJunJulAugSepOctNovDec1997
1998JanFebMarAprMayJunJulAugSepOctNovDec1998
1999JanFebMarAprMayJunJulAugSepOctNovDec1999
2000JanFebMarAprMayJunJulAugSepOctNovDec2000
2001JanFebMarAprMayJunJulAugSepOctNovDec2001
2002JanFebMarAprMayJunJulAugSepOctNovDec2002
2003JanFebMarAprMayJunJulAugSepOctNovDec2003
2004JanFebMarAprMayJunJulAugSepOctNovDec2004
2005JanFebMarAprMayJunJulAugSepOctNovDec2005
2006JanFebMarAprMayJunJulAugSepOctNovDec2006
2007JanFebMarAprMayJunJulAugSepOctNovDec2007
2008JanFebMarAprMayJunJulAugSepOctNovDec2008
2009JanFebMarAprMayJunJulAugSepOctNovDec2009
2010JanFebMarAprMayJunJulAugSepOctNovDec2010
2011JanFebMarAprMayJunJulAugSepOctNovDec2011
2012JanFebMarAprMayJunJulAugSepOctNovDec2012
2013JanFebMarAprMayJunJulAugSepOctNovDec2013
2014JanFebMarAprMayJunJulAugSepOctNovDec2014
2015JanFebMarAprMayJunJulAugSepOctNovDec2015
2016JanFebMarAprMayJunJulAugSepOctNovDec2016
2017JanFebMarApr2017

Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Custom Search

Threads Starting Jan 2008

127524: 08/01/01: ata: no SystemACE on Xilinx Spartan 3A 1800 DSP in EDK 9.2.02
    127560: 08/01/02: Bryan: Re: no SystemACE on Xilinx Spartan 3A 1800 DSP in EDK 9.2.02
    127574: 08/01/03: ata: Re: no SystemACE on Xilinx Spartan 3A 1800 DSP in EDK 9.2.02
127525: 08/01/01: maxascent: Split Plane
    127531: 08/01/01: Symon: Re: Split Plane
        127547: 08/01/02: glen herrmannsfeldt: Re: Split Plane
    127532: 08/01/01: John Larkin: Re: Split Plane
        127538: 08/01/01: John_H: Re: Split Plane
            127540: 08/01/01: John Larkin: Re: Split Plane
                127545: 08/01/01: Joel Koltner: Re: Split Plane
                    127550: 08/01/02: Symon: Re: Split Plane
                127549: 08/01/02: Symon: Re: Split Plane
                    127551: 08/01/02: Nico Coesel: Re: Split Plane
                        127554: 08/01/02: Symon: Re: Split Plane
                        127556: 08/01/02: John_H: Re: Split Plane
                            127565: 08/01/02: glen herrmannsfeldt: Re: Split Plane
                    127559: 08/01/02: John Larkin: Re: Split Plane
                        127564: 08/01/02: Symon: Re: Split Plane
                            127573: 08/01/02: John Larkin: Re: Split Plane
                                127578: 08/01/03: Symon: Re: Split Plane
                                    127580: 08/01/03: Symon: Re: Split Plane
                                        127600: 08/01/03: John Larkin: Re: Split Plane
                                            127602: 08/01/03: Symon: Re: Split Plane
                127618: 08/01/03: Brian: Re: Split Plane
        127562: 08/01/02: Dave Pollum: Re: Split Plane
    127621: 08/01/04: vasile: Re: Split Plane
        127632: 08/01/04: Brian Drummond: Re: Split Plane
        127656: 08/01/04: glen herrmannsfeldt: Re: Split Plane
            127664: 08/01/04: glen herrmannsfeldt: Re: Split Plane
                127667: 08/01/04: glen herrmannsfeldt: Re: Split Plane
            127678: 08/01/05: Symon: Re: Split Plane
                127700: 08/01/05: glen herrmannsfeldt: Re: Split Plane
                    127782: 08/01/08: Symon: Re: Split Plane
                        127822: 08/01/08: glen herrmannsfeldt: Re: Split Plane
        127658: 08/01/04: John_H: Re: Split Plane
        127665: 08/01/04: John_H: Re: Split Plane
127526: 08/01/01: Peter Alfke: Where are the LCD or OLED bitmapped displays?
    127527: 08/01/01: DJ Delorie: Re: Where are the LCD or OLED bitmapped displays?
    127528: 08/01/01: Frank Buss: Re: Where are the LCD or OLED bitmapped displays?
        127534: 08/01/02: Frank Buss: Re: Where are the LCD or OLED bitmapped displays?
            127552: 08/01/02: Nico Coesel: Re: Where are the LCD or OLED bitmapped displays?
                127557: 08/01/02: John_H: Re: Where are the LCD or OLED bitmapped displays?
                    127577: 08/01/03: Frank Buss: Re: Where are the LCD or OLED bitmapped displays?
                        127610: 08/01/03: Frank Buss: Re: Where are the LCD or OLED bitmapped displays?
        127542: 08/01/01: John Larkin: Re: Where are the LCD or OLED bitmapped displays?
            127569: 08/01/02: John Larkin: Re: Where are the LCD or OLED bitmapped displays?
            127776: 08/01/07: Hal Murray: Re: Where are the LCD or OLED bitmapped displays?
                127777: 08/01/07: John_H: Re: Where are the LCD or OLED bitmapped displays?
    127529: 08/01/01: John Larkin: Re: Where are the LCD or OLED bitmapped displays?
        127548: 08/01/02: Allan Herriman: Re: Where are the LCD or OLED bitmapped displays?
    127533: 08/01/01: Peter Alfke: Re: Where are the LCD or OLED bitmapped displays?
    127535: 08/01/01: Peter Alfke: Re: Where are the LCD or OLED bitmapped displays?
    127536: 08/01/01: Peter Alfke: Re: Where are the LCD or OLED bitmapped displays?
    127537: 08/01/01: Eric Smith: Re: Where are the LCD or OLED bitmapped displays?
        127570: 08/01/02: John Larkin: Re: Where are the LCD or OLED bitmapped displays?
        127571: 08/01/02: Gavin Scott: Re: Where are the LCD or OLED bitmapped displays?
    127539: 08/01/01: -jg: Re: Where are the LCD or OLED bitmapped displays?
        127544: 08/01/02: DJ Delorie: Re: Where are the LCD or OLED bitmapped displays?
    127541: 08/01/01: Peter Alfke: Re: Where are the LCD or OLED bitmapped displays?
    127543: 08/01/01: Peter Alfke: Re: Where are the LCD or OLED bitmapped displays?
    127546: 08/01/01: -jg: Re: Where are the LCD or OLED bitmapped displays?
    127553: 08/01/02: Nico Coesel: Re: Where are the LCD or OLED bitmapped displays?
    127555: 08/01/02: <jcr_alr@xplornet.com>: Re: Where are the LCD or OLED bitmapped displays?
    127558: 08/01/02: Peter Alfke: Re: Where are the LCD or OLED bitmapped displays?
    127572: 08/01/02: Brian Davis: Re: Where are the LCD or OLED bitmapped displays?
    127582: 08/01/03: Brian Davis: Re: Where are the LCD or OLED bitmapped displays?
    127655: 08/01/04: John Larkin: Re: Where are the LCD or OLED bitmapped displays?
        127660: 08/01/04: Nico Coesel: Re: Where are the LCD or OLED bitmapped displays?
        127666: 08/01/05: Adrian Jansen: Re: Where are the LCD or OLED bitmapped displays?
    127661: 08/01/04: emeb: Re: Where are the LCD or OLED bitmapped displays?
127561: 08/01/02: katherine: spartan 3e JTAG programming
    127563: 08/01/02: austin: Re: spartan 3e JTAG programming
127566: 08/01/02: Thuy Pham: Looking for used spartan3 fpga board
127567: 08/01/02: wzab: OpenCores tracker and forum doesn't work?
    127568: 08/01/02: John McCaskill: Re: OpenCores tracker and forum doesn't work?
127575: 08/01/03: Goli: Xilinx, How to generate PAD file, from the UCF file
    127587: 08/01/03: Jim Wu: Re: Xilinx, How to generate PAD file, from the UCF file
    127608: 08/01/03: Kevin Neilson: Re: Xilinx, How to generate PAD file, from the UCF file
    127747: 08/01/06: Goli: Re: Xilinx, How to generate PAD file, from the UCF file
127576: 08/01/03: <FPGA23@gmail.com>: round,fix and floor algortihms
    127579: 08/01/03: KJ: Re: round,fix and floor algortihms
    127581: 08/01/03: Symon: Re: round,fix and floor algortihms
        127595: 08/01/03: Symon: Re: round,fix and floor algortihms
    127592: 08/01/03: Andy: Re: round,fix and floor algortihms
    127594: 08/01/03: <FPGA23@gmail.com>: Re: round,fix and floor algortihms
    127596: 08/01/03: Andy: Re: round,fix and floor algortihms
    127598: 08/01/03: Dave: Re: round,fix and floor algortihms
    127599: 08/01/03: <FPGA23@gmail.com>: Re: round,fix and floor algortihms
    127601: 08/01/03: <FPGA23@gmail.com>: Re: round,fix and floor algortihms
    127603: 08/01/03: Dave: Re: round,fix and floor algortihms
    127604: 08/01/03: Andy: Re: round,fix and floor algortihms
    127606: 08/01/03: Dave: Re: round,fix and floor algortihms
    127612: 08/01/03: <FPGA.unknown@gmail.com>: Re: round,fix and floor algortihms
127583: 08/01/03: Habib Bouaziz-Viallet: WebPack on GNU/Linux
    127584: 08/01/03: Arlet Ottens: Re: WebPack on GNU/Linux
        127597: 08/01/03: Uwe Bonnes: Re: WebPack on GNU/Linux
        127619: 08/01/04: Andreas Ehliar: Re: WebPack on GNU/Linux
            127624: 08/01/04: Arlet Ottens: Re: WebPack on GNU/Linux
                127663: 08/01/04: Ben Jackson: Re: WebPack on GNU/Linux
        127635: 08/01/04: Brian Drummond: Re: [Resolved]WebPack on GNU/Linux
    127585: 08/01/03: Habib Bouaziz-Viallet: Re: WebPack on GNU/Linux
        127586: 08/01/03: Arlet Ottens: Re: WebPack on GNU/Linux
    127588: 08/01/03: Habib Bouaziz-Viallet: Re: WebPack on GNU/Linux
        127590: 08/01/03: Arlet Ottens: Re: WebPack on GNU/Linux
    127589: 08/01/03: Habib Bouaziz-Viallet: Re: [Resolved]WebPack on GNU/Linux
    127591: 08/01/03: Habib Bouaziz-Viallet: Re: WebPack on GNU/Linux
    127625: 08/01/04: Habib Bouaziz-Viallet: Re: WebPack on GNU/Linux
        127627: 08/01/04: Arlet Ottens: Re: WebPack on GNU/Linux
    127668: 08/01/05: Habib Bouaziz-Viallet: Re: [Resolved]WebPack on GNU/Linux
    127669: 08/01/05: Habib Bouaziz-Viallet: Re: WebPack on GNU/Linux
127593: 08/01/03: MJ Pearson: Camera connection on XUPV2P
    127609: 08/01/03: Gabor: Re: Camera connection on XUPV2P
        127626: 08/01/04: mh: Re: Camera connection on XUPV2P
            127640: 08/01/04: MJ Pearson: Re: Camera connection on XUPV2P
                127755: 08/01/07: MJ Pearson: Re: Camera connection on XUPV2P
                    127790: 08/01/08: MJ Pearson: Re: Camera connection on XUPV2P
                        127905: 08/01/10: MJ Pearson: Re: Camera connection on XUPV2P
                            127951: 08/01/11: MJ Pearson: Re: Camera connection on XUPV2P
        127646: 08/01/04: Gabor: Re: Camera connection on XUPV2P
        127769: 08/01/07: Gabor: Re: Camera connection on XUPV2P
        127779: 08/01/07: mh: Re: Camera connection on XUPV2P
        127860: 08/01/09: Gabor: Re: Camera connection on XUPV2P
        127906: 08/01/10: Gabor: Re: Camera connection on XUPV2P
127605: 08/01/03: axr0284: Area group constraint
127611: 08/01/03: <jonpry@gmail.com>: Differential output drive-strength in spartan-3
    127613: 08/01/03: austin: Re: Differential output drive-strength in spartan-3
        127615: 08/01/03: austin: Re: Differential output drive-strength in spartan-3
            127617: 08/01/03: austin: Re: Differential output drive-strength in spartan-3
            127628: 08/01/04: <MikeShepherd564@btinternet.com>: Re: Differential output drive-strength in spartan-3
    127614: 08/01/03: <jonpry@gmail.com>: Re: Differential output drive-strength in spartan-3
    127616: 08/01/03: <jonpry@gmail.com>: Re: Differential output drive-strength in spartan-3
127620: 08/01/04: Pat Magnits: Ethernet on recent FPGAs
    127622: 08/01/04: Nico Coesel: Re: Ethernet on recent FPGAs
        127630: 08/01/04: Uwe Bonnes: Re: Ethernet on recent FPGAs
            127659: 08/01/04: Nico Coesel: Re: Ethernet on recent FPGAs
    127623: 08/01/04: Symon: Re: Ethernet on recent FPGAs
    127662: 08/01/04: Ben Jackson: Re: Ethernet on recent FPGAs
        127671: 08/01/05: Nico Coesel: Re: Ethernet on recent FPGAs
            127682: 08/01/05: <MikeShepherd564@btinternet.com>: Re: Ethernet on recent FPGAs
                127692: 08/01/05: Nico Coesel: Re: Ethernet on recent FPGAs
                    127694: 08/01/05: <MikeShepherd564@btinternet.com>: Re: Ethernet on recent FPGAs
                127702: 08/01/06: <MikeShepherd564@btinternet.com>: Re: Ethernet on recent FPGAs
                    127707: 08/01/06: <MikeShepherd564@btinternet.com>: Re: Ethernet on recent FPGAs
                127734: 08/01/06: glen herrmannsfeldt: Re: Ethernet on recent FPGAs
                    127737: 08/01/07: Nico Coesel: Re: Ethernet on recent FPGAs
                        127770: 08/01/07: glen herrmannsfeldt: Re: Ethernet on recent FPGAs
                            127775: 08/01/07: Rich Seifert: Re: Ethernet on recent FPGAs
                        127774: 08/01/07: H. Peter Anvin: Re: Ethernet on recent FPGAs
                    127763: 08/01/07: Rich Seifert: Re: Ethernet on recent FPGAs
                        127767: 08/01/07: glen herrmannsfeldt: Re: Ethernet on recent FPGAs
                127773: 08/01/07: H. Peter Anvin: Re: Ethernet on recent FPGAs
        127701: 08/01/05: John McCaskill: Re: Ethernet on recent FPGAs
        127704: 08/01/05: John McCaskill: Re: Ethernet on recent FPGAs
        127715: 08/01/06: John McCaskill: Re: Ethernet on recent FPGAs
        127727: 08/01/06: <posedge52@yahoo.com>: Re: Ethernet on recent FPGAs
    127738: 08/01/07: Andrew Gabriel: Re: Ethernet on recent FPGAs
127629: 08/01/04: FPGA: simulation problems
    127631: 08/01/04: FPGA: Re: simulation problems
    127636: 08/01/04: Tricky: Re: simulation problems
    127637: 08/01/04: Brian Drummond: Re: simulation problems
    127638: 08/01/04: FPGA: Re: simulation problems
    127654: 08/01/04: Andy: Re: simulation problems
127633: 08/01/04: <iqbalmuh@hotmail.co.uk>: What does this do ?
    127748: 08/01/07: backhus: Re: What does this do ?
    127750: 08/01/07: kays_f: Re: What does this do ?
127634: 08/01/04: T.Hansen: Vendors of FPGA's
    127641: 08/01/04: austin: Re: Vendors of FPGA's
        127751: 08/01/07: T.Hansen: Re: Vendors of FPGA's
    127647: 08/01/04: Gabor: Re: Vendors of FPGA's
    127674: 08/01/05: <posedge52@yahoo.com>: Re: Vendors of FPGA's
127639: 08/01/04: ratemonotonic: XPS MPMC
    127642: 08/01/04: austin: Re: XPS MPMC
        127644: 08/01/04: austin: Re: XPS MPMC
    127643: 08/01/04: ratemonotonic: Re: XPS MPMC
127645: 08/01/04: FPGA: question on AND
    127651: 08/01/04: Mike Treseler: Re: question on AND
        127686: 08/01/05: KJ: Re: question on AND
        127687: 08/01/05: KJ: Re: question on AND
            127699: 08/01/05: pdudley1@comcast.net: Re: question on AND
    127680: 08/01/05: FPGA: Re: question on AND
    127690: 08/01/05: FPGA: Re: question on AND
    127703: 08/01/05: FPGA: Re: question on AND
    127761: 08/01/07: Andy: Re: question on AND
127648: 08/01/04: FPGA: converting floating point number to integer and vice versa
    127649: 08/01/04: Jon Beniston: Re: converting floating point number to integer and vice versa
        127653: 08/01/04: <MikeShepherd564@btinternet.com>: Re: converting floating point number to integer and vice versa
        127657: 08/01/04: HT-Lab: Re: converting floating point number to integer and vice versa
    127650: 08/01/04: FPGA: Re: converting floating point number to integer and vice versa
    127778: 08/01/07: Thomas Stanka: Re: converting floating point number to integer and vice versa
    137571: 09/01/22: olliH: Re: converting floating point number to integer and vice versa
127670: 08/01/05: Habib Bouaziz-Viallet: rbt to C array
    127693: 08/01/05: John Larkin: Re: rbt to C array
127672: 08/01/05: <posedge52@yahoo.com>: DDR SDRAM demo for Spartan-3E starter kit?
    127675: 08/01/05: <jb@capsec.org>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127677: 08/01/05: ratemonotonic: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127688: 08/01/05: <quark.flavour@gmail.com>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127695: 08/01/05: <jb@capsec.org>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127705: 08/01/06: <quark.flavour@gmail.com>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127713: 08/01/06: <jb@capsec.org>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127717: 08/01/06: <posedge52@yahoo.com>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127757: 08/01/07: <quark.flavour@gmail.com>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127786: 08/01/08: <jb@capsec.org>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    127806: 08/01/08: <quark.flavour@gmail.com>: Re: DDR SDRAM demo for Spartan-3E starter kit?
    129400: 08/02/22: vankipuram: Re: DDR SDRAM demo for Spartan-3E starter kit?
127673: 08/01/05: edaudio2000@yahoo.co.uk: Cyclone II short-circuit failure mode
    127683: 08/01/05: John_H: Re: Cyclone II short-circuit failure mode
        127725: 08/01/06: Andy Botterill: Re: Cyclone II short-circuit failure mode
    127718: 08/01/06: edaudio2000@yahoo.co.uk: Re: Cyclone II short-circuit failure mode
127676: 08/01/05: ratemonotonic: MPMC On EDK
    127728: 08/01/06: Daniel Koethe: Re: MPMC On EDK
        127733: 08/01/06: Daniel Koethe: Re: MPMC On EDK
    127730: 08/01/06: ratemonotonic: Re: MPMC On EDK
    127756: 08/01/07: ratemonotonic: Re: MPMC On EDK
127679: 08/01/05: captain: =?GB2312?Q?about_"tri-states_data_bus"_problem_=D1=A1=CF=EE?=
    127684: 08/01/05: Mike Treseler: =?windows-1252?Q?Re=3A_about_=22tri-states_data_bus=22_?=
127681: 08/01/05: FPGA: integer to binary conversion
    127685: 08/01/05: KJ: Re: integer to binary conversion
        127691: 08/01/05: KJ: Re: integer to binary conversion
    127689: 08/01/05: FPGA: Re: integer to binary conversion
127696: 08/01/05: Pavel.Schukin@gmail.com: Spartan 3E Sarter Kit Ethernet
    127706: 08/01/06: <quark.flavour@gmail.com>: Re: Spartan 3E Sarter Kit Ethernet
    127714: 08/01/06: <posedge52@yahoo.com>: Re: Spartan 3E Sarter Kit Ethernet
        127720: 08/01/06: Arlet Ottens: Re: Spartan 3E Sarter Kit Ethernet
            127731: 08/01/06: Nico Coesel: Re: Spartan 3E Sarter Kit Ethernet
                127732: 08/01/06: Arlet Ottens: Re: Spartan 3E Sarter Kit Ethernet
    127772: 08/01/07: Siva Velusamy: Re: Spartan 3E Sarter Kit Ethernet
127697: 08/01/05: FPGA: conversion problem
    127698: 08/01/05: KJ: Re: conversion problem
    127719: 08/01/06: Jonathan Bromley: Re: conversion problem
        127739: 08/01/07: KJ: Re: conversion problem
    127735: 08/01/06: FPGA: Re: conversion problem
127708: 08/01/06: Vagant: How to connect a LED with a clock?
    127709: 08/01/06: <MikeShepherd564@btinternet.com>: Re: How to connect a LED with a clock?
        127711: 08/01/06: Guenter Dannoritzer: Re: How to connect a LED with a clock?
            127723: 08/01/06: <MikeShepherd564@btinternet.com>: Re: How to connect a LED with a clock?
            127724: 08/01/06: <MikeShepherd564@btinternet.com>: Re: How to connect a LED with a clock?
    127710: 08/01/06: Vagant: Re: How to connect a LED with a clock?
    127712: 08/01/06: Vagant: Re: How to connect a LED with a clock?
    127716: 08/01/06: jara: Re: How to connect a LED with a clock?
    127721: 08/01/06: Vagant: Re: How to connect a LED with a clock?
    127722: 08/01/06: Vagant: Re: How to connect a LED with a clock?
    127726: 08/01/06: Vagant: Re: How to connect a LED with a clock?
127729: 08/01/06: Wojciech Zabolotny: Compilation of Plasma SW under Linux
    127749: 08/01/07: Steven Derrien: Re: Compilation of Plasma SW under Linux
    127780: 08/01/08: Tommy Thorn: Re: Compilation of Plasma SW under Linux
127736: 08/01/06: Michael Laajanen: Xilinx MIG onm Solaris
    127741: 08/01/06: John Schmitz: Re: Xilinx MIG onm Solaris
        127771: 08/01/08: Michael Laajanen: Re: Xilinx MIG onm Solaris
127740: 08/01/06: JD Newcomb: MicroBlaze floating point precision issues
    127742: 08/01/07: John Williams: Re: MicroBlaze floating point precision issues
    127744: 08/01/06: JD Newcomb: Re: MicroBlaze floating point precision issues
    127745: 08/01/07: Arlet Ottens: Re: MicroBlaze floating point precision issues
    127746: 08/01/06: glen herrmannsfeldt: Re: MicroBlaze floating point precision issues
        127768: 08/01/07: glen herrmannsfeldt: Re: MicroBlaze floating point precision issues
    127759: 08/01/07: JD Newcomb: Re: MicroBlaze floating point precision issues
127743: 08/01/06: <sarah.stregel@gmail.com>: Viterbi Decoder
127752: 08/01/07: Rgr: Processor in CPLD
    127753: 08/01/07: Uwe Bonnes: Re: Processor in CPLD
    127758: 08/01/07: John_H: Re: Processor in CPLD
        127760: 08/01/07: Rgr: Re: Processor in CPLD
    127762: 08/01/07: John_H: Re: Processor in CPLD
    127764: 08/01/07: Jecel: Re: Processor in CPLD
    127765: 08/01/07: Kris Vorwerk: Re: Processor in CPLD
    127766: 08/01/07: Herbert Kleebauer: Re: Processor in CPLD
    127781: 08/01/08: Andreas Ehliar: Re: Processor in CPLD
        127796: 08/01/08: Ben Jackson: Re: Processor in CPLD
        127797: 08/01/08: Rgr: Re: Processor in CPLD
    127846: 08/01/09: -jg: Re: Processor in CPLD
127754: 08/01/07: Surya: Frame Transmission using Ethernet Lite
127783: 08/01/08: <jeroen.claes@gemidis.be>: Bad micro blaze behaviour during power off
    127785: 08/01/08: <=?ISO-8859-1?Q?G=F3rski_Adam?=>: Re: Bad micro blaze behaviour during power off
        127789: 08/01/08: <=?ISO-8859-1?Q?G=F3rski_Adam?=>: Re: Bad micro blaze behaviour during power off
    127794: 08/01/08: Ben Jackson: Re: Bad micro blaze behaviour during power off
    127801: 08/01/08: Sylvain Munaut <SomeOne@SomeDomain.com>: Re: Bad micro blaze behaviour during power off
    127803: 08/01/08: austin: Re: Bad micro blaze behaviour during power off
        127812: 08/01/08: <MikeShepherd564@btinternet.com>: Re: Bad micro blaze behaviour during power off
            127814: 08/01/08: austin: Re: Bad micro blaze behaviour during power off
    127837: 08/01/09: <jeroen.claes@gemidis.be>: Re: Bad micro blaze behaviour during power off
    127858: 08/01/09: Alan Nishioka: Re: Bad micro blaze behaviour during power off
    127864: 08/01/09: <jeroen.claes@gemidis.be>: Re: Bad micro blaze behaviour during power off
127787: 08/01/08: Zorjak: passive serial quaestion
    127791: 08/01/08: <MikeShepherd564@btinternet.com>: Re: passive serial quaestion
    127792: 08/01/08: Zorjak: Re: passive serial quaestion
    127795: 08/01/08: Ben Jackson: Re: passive serial quaestion
    127802: 08/01/08: Zorjak: Re: passive serial quaestion
127793: 08/01/08: Eli Bendersky: Real examples of metastability causing bugs
    127800: 08/01/08: Peter Alfke: Re: Real examples of metastability causing bugs
        127809: 08/01/08: Symon: Re: Real examples of metastability causing bugs
            127820: 08/01/08: glen herrmannsfeldt: Re: Real examples of metastability causing bugs
                127843: 08/01/09: Symon: Re: Real examples of metastability causing bugs
    127805: 08/01/08: Eli Bendersky: Re: Real examples of metastability causing bugs
    127811: 08/01/08: <MikeShepherd564@btinternet.com>: Re: Real examples of metastability causing bugs
        127849: 08/01/09: Allan Herriman: Re: Real examples of metastability causing bugs
            127850: 08/01/09: KJ: Re: Real examples of metastability causing bugs
                127851: 08/01/10: Allan Herriman: Re: Real examples of metastability causing bugs
                    127854: 08/01/09: KJ: Re: Real examples of metastability causing bugs
                        127908: 08/01/11: Allan Herriman: Re: Real examples of metastability causing bugs
                127852: 08/01/09: Mike Treseler: Re: Real examples of metastability causing bugs
                    127856: 08/01/10: Allan Herriman: Re: Real examples of metastability causing bugs
                        127859: 08/01/10: Allan Herriman: Re: Real examples of metastability causing bugs
                            127861: 08/01/09: Symon: Re: Real examples of metastability causing bugs
                                127867: 08/01/09: Symon: Re: Real examples of metastability causing bugs
    127815: 08/01/08: Peter Alfke: Re: Real examples of metastability causing bugs
    127821: 08/01/08: Andy: Re: Real examples of metastability causing bugs
    127823: 08/01/08: Andy: Re: Real examples of metastability causing bugs
    127824: 08/01/08: Mike Treseler: Re: Real examples of metastability causing bugs
        127845: 08/01/09: Symon: Re: Real examples of metastability causing bugs
            127915: 08/01/10: Mike Treseler: Re: Real examples of metastability causing bugs
                127916: 08/01/10: mk: Re: Real examples of metastability causing bugs
                    127921: 08/01/10: Mike Treseler: Re: Real examples of metastability causing bugs
        127855: 08/01/09: John_H: Re: Real examples of metastability causing bugs
            127874: 08/01/09: glen herrmannsfeldt: Re: Real examples of metastability causing bugs
                127902: 08/01/10: Symon: Re: Real examples of metastability causing bugs
        127877: 08/01/09: glen herrmannsfeldt: Re: Real examples of metastability causing bugs
            127887: 08/01/09: glen herrmannsfeldt: Re: Real examples of metastability causing bugs
                127982: 08/01/11: Walter Dvorak: Re: Real examples of metastability causing bugs
            127997: 08/01/11: John_H: Re: Real examples of metastability causing bugs
                128005: 08/01/12: John_H: Re: Real examples of metastability causing bugs
                    128006: 08/01/12: Mike Treseler: Re: Real examples of metastability causing bugs
                    128013: 08/01/12: John_H: Re: Real examples of metastability causing bugs
                        128018: 08/01/13: John_H: Re: Real examples of metastability causing bugs
                        128022: 08/01/13: Hal Murray: Re: Real examples of metastability causing bugs
                        128028: 08/01/13: glen herrmannsfeldt: Re: Real examples of metastability causing bugs
                        128095: 08/01/15: Mike Treseler: Re: Real examples of metastability causing bugs
                            128122: 08/01/16: Martin Thompson: Re: Real examples of metastability causing bugs
    127825: 08/01/08: John_H: Re: Real examples of metastability causing bugs
    127829: 08/01/08: Eli Bendersky: Re: Real examples of metastability causing bugs
    127830: 08/01/08: Eli Bendersky: Re: Real examples of metastability causing bugs
    127831: 08/01/08: Eli Bendersky: Re: Real examples of metastability causing bugs
    127833: 08/01/08: Thomas Stanka: Re: Real examples of metastability causing bugs
    127840: 08/01/09: -jg: Re: Real examples of metastability causing bugs
    127863: 08/01/09: Peter Alfke: Re: Real examples of metastability causing bugs
    127865: 08/01/09: John McCaskill: Re: Real examples of metastability causing bugs
    127866: 08/01/09: John_H: Re: Real examples of metastability causing bugs
    127879: 08/01/09: Peter Alfke: Re: Real examples of metastability causing bugs
    127885: 08/01/09: John_H: Re: Real examples of metastability causing bugs
    127891: 08/01/09: Peter Alfke: Re: Real examples of metastability causing bugs
    127937: 08/01/10: Peter Alfke: Re: Real examples of metastability causing bugs
    127985: 08/01/11: Peter Alfke: Re: Real examples of metastability causing bugs
    127986: 08/01/11: -jg: Re: Real examples of metastability causing bugs
    127989: 08/01/11: Peter Alfke: Re: Real examples of metastability causing bugs
    127995: 08/01/11: -jg: Re: Real examples of metastability causing bugs
    127998: 08/01/11: -jg: Re: Real examples of metastability causing bugs
    128012: 08/01/12: -jg: Re: Real examples of metastability causing bugs
    128014: 08/01/12: -jg: Re: Real examples of metastability causing bugs
    128017: 08/01/13: Peter Alfke: Re: Real examples of metastability causing bugs
    128023: 08/01/13: Peter Alfke: Re: Real examples of metastability causing bugs
    128030: 08/01/14: -jg: Re: Real examples of metastability causing bugs
    128075: 08/01/14: -jg: Re: Real examples of metastability causing bugs
    128079: 08/01/14: Peter Alfke: Re: Real examples of metastability causing bugs
    128083: 08/01/14: Peter Alfke: Re: Real examples of metastability causing bugs
    128089: 08/01/15: -jg: Re: Real examples of metastability causing bugs
127798: 08/01/08: Rgr: Low Power CPU Implementation
    127799: 08/01/08: HT-Lab: Re: Low Power CPU Implementation
    127817: 08/01/08: Andreas Ehliar: Re: Low Power CPU Implementation
        127838: 08/01/09: HT-Lab: Re: Low Power CPU Implementation
    127844: 08/01/09: -jg: Re: Low Power CPU Implementation
127804: 08/01/08: Colin Hankins: True Dual Port RAM
    127813: 08/01/08: Maki: Re: True Dual Port RAM
        127924: 08/01/10: Colin Hankins: Re: True Dual Port RAM
            127931: 08/01/10: Maki: Re: True Dual Port RAM
        127928: 08/01/10: <Petrov_101@hotmail.com>: Re: True Dual Port RAM
127807: 08/01/08: Vagant: Please, help - I have got confused about package type
    127808: 08/01/08: Symon: Re: Please, help - I have got confused about package type
    127810: 08/01/08: Vagant: Re: Please, help - I have got confused about package type
    127826: 08/01/08: Steve Knapp (a): Re: Please, help - I have got confused about package type
127816: 08/01/08: Vagant: Warning 'clock has been changed'
    127818: 08/01/08: John McCaskill: Re: Warning 'clock has been changed'
    127819: 08/01/08: Gabor: Re: Warning 'clock has been changed'
    127828: 08/01/08: Vagant: Re: Warning 'clock has been changed'
127827: 08/01/08: akshat: V5 System Monitor
127832: 08/01/08: <posedge52@yahoo.com>: Using DDR SDRAM as single data rate ..?
    127834: 08/01/08: <quark.flavour@gmail.com>: Re: Using DDR SDRAM as single data rate ..?
    127835: 08/01/09: <posedge52@yahoo.com>: Re: Using DDR SDRAM as single data rate ..?
    127857: 08/01/09: Gabor: Re: Using DDR SDRAM as single data rate ..?
    127882: 08/01/09: Ben Jackson: Re: Using DDR SDRAM as single data rate ..?
    127889: 08/01/09: Daniel Koethe: Re: Using DDR SDRAM as single data rate ..?
    127894: 08/01/09: <ghelbig@lycos.com>: Re: Using DDR SDRAM as single data rate ..?
        127897: 08/01/09: Ben Jackson: Re: Using DDR SDRAM as single data rate ..?
    127910: 08/01/10: Gabor: Re: Using DDR SDRAM as single data rate ..?
127836: 08/01/09: <michel.talon@gmail.com>: Spartan3 vs cyclone
    127841: 08/01/09: HT-Lab: Re: Spartan3 vs cyclone
    127842: 08/01/09: <michel.talon@gmail.com>: Re: Spartan3 vs cyclone
    127847: 08/01/09: John Adair: Re: Spartan3 vs cyclone
    127853: 08/01/09: John_H: Re: Spartan3 vs cyclone
        127870: 08/01/09: Nico Coesel: Re: Spartan3 vs cyclone
    127862: 08/01/09: <michel.talon@gmail.com>: Re: Spartan3 vs cyclone
127839: 08/01/09: Guru: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?
    127848: 08/01/09: Joseph Samson: Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?
        127886: 08/01/09: Joseph Samson: Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?
    127883: 08/01/09: Guru: Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?
    127904: 08/01/10: Guru: Re: MPMC3, DDR 32Mx16, S3E1200, single bank, impossible?
127868: 08/01/09: <koltes@fmi.uni-passau.de>: Identification of FPGA Development Board
    127869: 08/01/09: <posedge52@yahoo.com>: Re: Identification of FPGA Development Board
        127907: 08/01/10: Brian Drummond: Re: Identification of FPGA Development Board
    127871: 08/01/09: <koltes@fmi.uni-passau.de>: Re: Identification of FPGA Development Board
    127881: 08/01/09: Ben Jackson: Re: Identification of FPGA Development Board
127872: 08/01/09: Vagant: How to program FPGA permanently?
    127873: 08/01/09: Kris Vorwerk: Re: How to program FPGA permanently?
    127875: 08/01/09: Vagant: Re: How to program FPGA permanently?
    127878: 08/01/09: austin: Re: How to program FPGA permanently?
    127880: 08/01/09: John McCaskill: Re: How to program FPGA permanently?
127876: 08/01/09: axr0284: Creation of BUGMUX from non clock signals
    127892: 08/01/09: Kevin Neilson: Re: Creation of BUGMUX from non clock signals
    127893: 08/01/09: John McCaskill: Re: Creation of BUGMUX from non clock signals
127884: 08/01/09: Xin Xiao: Synthesizing big RAMs
    127888: 08/01/09: Kevin Neilson: Re: Synthesizing big RAMs
    127890: 08/01/09: Eric Smith: Re: Synthesizing big RAMs
    127896: 08/01/09: Brad Smallridge: Re: Synthesizing big RAMs
        127978: 08/01/11: Brad Smallridge: Re: Synthesizing big RAMs
            127990: 08/01/12: Xin Xiao: Re: Synthesizing big RAMs
    127912: 08/01/10: Dave: Re: Synthesizing big RAMs
    127918: 08/01/10: Peter Alfke: Re: Synthesizing big RAMs
127895: 08/01/09: Brad Smallridge: Xilinx ISE 7.1 to 9.2 Width Mismatch
    127913: 08/01/10: Dave: Re: Xilinx ISE 7.1 to 9.2 Width Mismatch
        128111: 08/01/15: Brad Smallridge: Re: Xilinx ISE 7.1 to 9.2 Width Mismatch
127898: 08/01/09: rickman: How to program and initialize Lattice XP devices
    127901: 08/01/10: Maki: Re: How to program and initialize Lattice XP devices
    127917: 08/01/10: rickman: Re: How to program and initialize Lattice XP devices
    127925: 08/01/10: Gabor: Re: How to program and initialize Lattice XP devices
    127977: 08/01/11: rickman: Re: How to program and initialize Lattice XP devices
127899: 08/01/09: Surya: OPB Emac : Sending a frame
127900: 08/01/10: <westspeed@gmail.com>: Can you help me about SAS IP core implementing
    127943: 08/01/10: glen herrmannsfeldt: Re: Can you help me about SAS IP core implementing
        127946: 08/01/11: mk: Re: Can you help me about SAS IP core implementing
    127945: 08/01/10: Antti: Re: Can you help me about SAS IP core implementing
    127947: 08/01/10: Antti: Re: Can you help me about SAS IP core implementing
127903: 08/01/10: maverick: Multiple UCF support in Xilinx ISE
    127909: 08/01/10: Goli: Re: Multiple UCF support in Xilinx ISE
        127911: 08/01/10: Uwe Bonnes: Re: Multiple UCF support in Xilinx ISE
        127938: 08/01/10: <steve.lass@xilinx.com>: Re: Multiple UCF support in Xilinx ISE
    127914: 08/01/11: Allan Herriman: Re: Multiple UCF support in Xilinx ISE
    127922: 08/01/10: Nico Coesel: Re: Multiple UCF support in Xilinx ISE
    127944: 08/01/11: Michael Laajanen: Re: Multiple UCF support in Xilinx ISE
        127958: 08/01/11: Symon: Re: Multiple UCF support in Xilinx ISE
            128008: 08/01/12: Michael Laajanen: Re: Multiple UCF support in Xilinx ISE
127919: 08/01/10: ratemonotonic: XAPP924 Doesnt work
    128001: 08/01/12: PFC: Re: XAPP924 Doesnt work
    128004: 08/01/12: ratemonotonic: Re: XAPP924 Doesnt work
127923: 08/01/10: Thuy Pham: Purchasing IC components at a good price
    127926: 08/01/10: <MikeShepherd564@btinternet.com>: Re: Purchasing IC components at a good price
        127932: 08/01/10: Peter Alfke: Re: Purchasing IC components at a good price
127927: 08/01/10: Paul: Cant capture data with Chipscope 7.1
    127929: 08/01/10: Duane Clark: Re: Cant capture data with Chipscope 7.1
    127950: 08/01/11: Symon: Re: Cant capture data with Chipscope 7.1
        127959: 08/01/11: Paul: Re: Cant capture data with Chipscope 7.1
            127966: 08/01/11: Paul: Re: Cant capture data with Chipscope 7.1
        127965: 08/01/11: kkoorndyk: Re: Cant capture data with Chipscope 7.1
        127967: 08/01/11: John McCaskill: Re: Cant capture data with Chipscope 7.1
127930: 08/01/10: Enes ERDIN: Connecting different FPGAs using LVDS
    127934: 08/01/10: Peter Alfke: Re: Connecting different FPGAs using LVDS
    127939: 08/01/10: John_H: Re: Connecting different FPGAs using LVDS
    127948: 08/01/10: Enes ERDIN: Re: Connecting different FPGAs using LVDS
    127949: 08/01/10: Enes ERDIN: Re: Connecting different FPGAs using LVDS
    127972: 08/01/11: John_H: Re: Connecting different FPGAs using LVDS
127933: 08/01/10: Louis: Place-and-Route : Intel vs AMD
    127936: 08/01/10: H. Peter Anvin: Re: Place-and-Route : Intel vs AMD
    127940: 08/01/10: Gary Pace: Re: Place-and-Route : Intel vs AMD
        127952: 08/01/11: Ben Jackson: Re: Place-and-Route : Intel vs AMD
        127987: 08/01/11: H. Peter Anvin: Re: Place-and-Route : Intel vs AMD
            127988: 08/01/11: Eric Smith: Re: Place-and-Route : Intel vs AMD
                128007: 08/01/12: H. Peter Anvin: Re: Place-and-Route : Intel vs AMD
                    128015: 08/01/12: Eric Smith: Re: Place-and-Route : Intel vs AMD
                        128027: 08/01/13: glen herrmannsfeldt: Re: Place-and-Route : Intel vs AMD
    127996: 08/01/11: Tommy Thorn: Re: Place-and-Route : Intel vs AMD
127935: 08/01/10: <paragon.john@gmail.com>: How to view resource utilization by hierarchy?
127942: 08/01/10: Goli: Power up Behavior of Virtex5 IOs
    127953: 08/01/11: Ben Jackson: Re: Power up Behavior of Virtex5 IOs
    127970: 08/01/11: austin: Re: Power up Behavior of Virtex5 IOs
127954: 08/01/11: <supalexh@gmail.com>: Feedback on Stratix III
127955: 08/01/11: Enes ERDIN: VirtexE LVDS driver
    127956: 08/01/11: <MikeShepherd564@btinternet.com>: Re: VirtexE LVDS driver
127957: 08/01/11: Pablo: Is it possible to define an Integer so it could be incremented and
    127960: 08/01/11: Jonathan Bromley: Re: Is it possible to define an Integer so it could be incremented and return to 0.
        127975: 08/01/11: Jonathan Bromley: Re: Is it possible to define an Integer so it could be incremented and return to 0.
        128333: 08/01/22: mk: Re: Is it possible to define an Integer so it could be incremented and return to 0.
        128370: 08/01/23: KJ: Re: Is it possible to define an Integer so it could be incremented and return to 0.
    127974: 08/01/11: <ghelbig@lycos.com>: Re: Is it possible to define an Integer so it could be incremented
    127981: 08/01/11: Dave Pollum: Re: Is it possible to define an Integer so it could be incremented
    128031: 08/01/14: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128055: 08/01/14: Andy: Re: Is it possible to define an Integer so it could be incremented
    128329: 08/01/22: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128330: 08/01/22: KJ: Re: Is it possible to define an Integer so it could be incremented
    128331: 08/01/22: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128334: 08/01/22: KJ: Re: Is it possible to define an Integer so it could be incremented
    128335: 08/01/22: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128337: 08/01/22: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128343: 08/01/22: KJ: Re: Is it possible to define an Integer so it could be incremented
    128344: 08/01/22: Andy: Re: Is it possible to define an Integer so it could be incremented
    128363: 08/01/23: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128364: 08/01/23: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128373: 08/01/23: Pablo: Re: Is it possible to define an Integer so it could be incremented
    128374: 08/01/23: Andy: Re: Is it possible to define an Integer so it could be incremented
    128379: 08/01/23: Pablo: Re: Is it possible to define an Integer so it could be incremented
127961: 08/01/11: Dilan: setup ETHERNET UDP link suing spartan-3E starter kit
    128033: 08/01/14: <bart.hommels@gmail.com>: Re: setup ETHERNET UDP link suing spartan-3E starter kit
127962: 08/01/11: Philipp: FPGA evaluation board with > 32K slices
    127963: 08/01/11: Philipp: Re: FPGA evaluation board with > 32K slices
    127971: 08/01/11: austin: Re: FPGA evaluation board with > 32K slices
    127983: 08/01/11: John Adair: Re: FPGA evaluation board with > 32K slices
127964: 08/01/11: <paragon.john@gmail.com>: Resource utilization broken down by hierarchy?
    127968: 08/01/11: Barry: Re: Resource utilization broken down by hierarchy?
    127973: 08/01/11: <paragon.john@gmail.com>: Re: Resource utilization broken down by hierarchy?
    128035: 08/01/14: Martin Thompson: Re: Resource utilization broken down by hierarchy?
    128078: 08/01/15: jtw: Re: Resource utilization broken down by hierarchy?
127969: 08/01/11: <michel.talon@gmail.com>: Timing constraints not applied, ISE & SynplifyPro
    127976: 08/01/11: Mike Treseler: Re: Timing constraints not applied, ISE & SynplifyPro
    127980: 08/01/11: John_H: Re: Timing constraints not applied, ISE & SynplifyPro
127979: 08/01/11: ratemonotonic: opb_emc_v1_10_b
    127984: 08/01/11: John McCaskill: Re: opb_emc_v1_10_b
    128000: 08/01/12: ratemonotonic: Re: opb_emc_v1_10_b
    128002: 08/01/12: John McCaskill: Re: opb_emc_v1_10_b
    128003: 08/01/12: ratemonotonic: Re: opb_emc_v1_10_b
127991: 08/01/11: Andy Peters: Spartan 3AN LVDS I/O
    127992: 08/01/11: Andy Peters: Re: Spartan 3AN LVDS I/O
    127993: 08/01/11: Eric Crabill: Re: Spartan 3AN LVDS I/O
        127994: 08/01/11: Eric Crabill: Re: Spartan 3AN LVDS I/O
    128016: 08/01/12: Andy Peters: Re: Spartan 3AN LVDS I/O
127999: 08/01/12: <biker@wavenet.at>: BRAM Readback
    128039: 08/01/14: Jochen: Re: BRAM Readback
    128041: 08/01/14: John McCaskill: Re: BRAM Readback
128009: 08/01/12: <msn444@gmail.com>: Virtex4 burn-in failure
    128010: 08/01/12: BobW: Re: Virtex4 burn-in failure
    128011: 08/01/13: Rob: Re: Virtex4 burn-in failure
    128019: 08/01/13: Ben Jackson: Re: Virtex4 burn-in failure
        128020: 08/01/13: austin: Re: Virtex4 burn-in failure
            128032: 08/01/14: mk: Re: Virtex4 burn-in failure
            128036: 08/01/15: Allan Herriman: Re: Virtex4 burn-in failure
                128044: 08/01/14: austin: Re: Virtex4 burn-in failure
            128042: 08/01/14: austin: Re: Virtex4 burn-in failure
    128024: 08/01/13: Dave Pollum: Re: Virtex4 burn-in failure
    128025: 08/01/13: <msn444@gmail.com>: Re: Virtex4 burn-in failure
128021: 08/01/13: benh: libusb-driver and Spartan3-AN Eval kit woes
128026: 08/01/14: Nick: Read/Write SRAM on Spartan3 Starter kit
    128029: 08/01/14: Ben Jackson: Re: Read/Write SRAM on Spartan3 Starter kit
        128064: 08/01/14: Dwayne Dilbeck: Re: Read/Write SRAM on Spartan3 Starter kit
            128123: 08/01/16: Nick: Re: Read/Write SRAM on Spartan3 Starter kit
128034: 08/01/14: ratemonotonic: Where has Xilnet gone?
    128060: 08/01/14: Siva Velusamy: Re: Where has Xilnet gone?
        128184: 08/01/17: Siva Velusamy: Re: Where has Xilnet gone?
        128227: 08/01/18: Nico Coesel: Re: Where has Xilnet gone?
    128118: 08/01/15: radarman: Re: Where has Xilnet gone?
    128207: 08/01/18: ratemonotonic: Re: Where has Xilnet gone?
128037: 08/01/14: pg4100: Debbuging a RISC processor on an FPGA
    128038: 08/01/14: HT-Lab: Re: Debbuging a RISC processor on an FPGA
        128052: 08/01/14: pg4100: Re: Debbuging a RISC processor on an FPGA
            128056: 08/01/14: HT-Lab: Re: Debbuging a RISC processor on an FPGA
            128063: 08/01/14: Dwayne Dilbeck: Re: Debbuging a RISC processor on an FPGA
    128040: 08/01/14: Kris Vorwerk: Re: Debbuging a RISC processor on an FPGA
        128050: 08/01/14: pg4100: Re: Debbuging a RISC processor on an FPGA
    128086: 08/01/15: Göran Bilski: Re: Debbuging a RISC processor on an FPGA
        128098: 08/01/15: pg4100: Re: Debbuging a RISC processor on an FPGA
            128278: 08/01/20: Hal Murray: Re: Debbuging a RISC processor on an FPGA
                128304: 08/01/20: Eric Smith: Re: Debbuging a RISC processor on an FPGA
        128116: 08/01/15: -jg: Re: Debbuging a RISC processor on an FPGA
    128104: 08/01/15: pg4100: Re: Debbuging a RISC processor on an FPGA
128043: 08/01/14: FPGA: sine and cosine wave generation
128045: 08/01/14: Jon Beniston: Re: sine and cosine wave generation
128046: 08/01/14: Ralf Hildebrandt: Re: sine and cosine wave generation
128047: 08/01/14: FPGA: Re: sine and cosine wave generation
128048: 08/01/14: Zorjak: fpga pin to pin conecting
    128053: 08/01/14: John_H: Re: fpga pin to pin conecting
        128076: 08/01/15: <MikeShepherd564@btinternet.com>: Re: fpga pin to pin conecting
            128091: 08/01/15: Symon: Re: fpga pin to pin conecting
    128090: 08/01/15: Zorjak: Re: fpga pin to pin conecting
    128093: 08/01/15: Zorjak: Re: fpga pin to pin conecting
128049: 08/01/14: axalay: Help! Micriblase + plbv46_pci in Virtex5
    128092: 08/01/15: axalay: Re: Help! Micriblase + plbv46_pci in Virtex5
    128096: 08/01/15: John McCaskill: Re: Help! Micriblase + plbv46_pci in Virtex5
    128100: 08/01/15: axalay: Re: Help! Micriblase + plbv46_pci in Virtex5
128051: 08/01/14: Kris Vorwerk: Re: sine and cosine wave generation
128054: 08/01/14: comp.arch.fpga: Re: sine and cosine wave generation
    128061: 08/01/14: Arlet Ottens: Re: sine and cosine wave generation
128057: 08/01/14: lm317t: FPGA's as DSP's
    128059: 08/01/14: austin: Re: FPGA's as DSP's
        128805: 08/02/06: Ray Andraka: Re: FPGA's as DSP's
    128062: 08/01/14: <filter001@desinformation.de>: Re: FPGA's as DSP's
    128072: 08/01/14: FPGA: Re: FPGA's as DSP's
    128073: 08/01/14: lm317t: Re: FPGA's as DSP's
    128077: 08/01/14: Marc Reinig: Re: FPGA's as DSP's
    128139: 08/01/16: <filter001@desinformation.de>: Re: FPGA's as DSP's
128058: 08/01/14: Symon: Re: sine and cosine wave generation
128065: 08/01/14: Ann: Complex Multiply
    128066: 08/01/14: Nicolas Matringe: Re: Complex Multiply
    128067: 08/01/14: KJ: Re: Complex Multiply
        128069: 08/01/14: Nicolas Matringe: Re: Complex Multiply
        128080: 08/01/14: KJ: Re: Complex Multiply
    128070: 08/01/14: FPGA: Re: Complex Multiply
    128088: 08/01/15: <pontus.stenstrom@gmail.com>: Re: Complex Multiply
    128094: 08/01/15: KJ: Re: Complex Multiply
    128154: 08/01/16: Ann: Re: Complex Multiply
128068: 08/01/14: FPGA: ieee_ proposed library
    128074: 08/01/14: Mike Treseler: Re: ieee_ proposed library
    128084: 08/01/14: Dwayne Dilbeck: Re: ieee_ proposed library
    128087: 08/01/15: HT-Lab: Re: ieee_ proposed library
        128384: 08/01/23: Jonathan Bromley: Re: ieee_ proposed library
            128388: 08/01/24: Jonathan Bromley: Re: ieee_ proposed library
    128101: 08/01/15: FPGA: Re: ieee_ proposed library
    128383: 08/01/23: FPGA: Re: ieee_ proposed library
    128385: 08/01/23: FPGA: Re: ieee_ proposed library
    128396: 08/01/24: FPGA: Re: ieee_ proposed library
128071: 08/01/14: FPGA: Re: sine and cosine wave generation
128081: 08/01/14: Jeff Cunningham: DCR_INTC usage in EDK - where is SR18804?
    128082: 08/01/14: Alan Nishioka: Re: DCR_INTC usage in EDK - where is SR18804?
128085: 08/01/14: Venkat: FPGA Configuration using Multiple PROMs
128097: 08/01/15: lecroy7200@chek.com: All things ahead, planahead
128099: 08/01/15: sunil: help me about this error
    128106: 08/01/15: <ghelbig@lycos.com>: Re: help me about this error
128102: 08/01/15: Frater: speed... CORDIC vs. pure arithmetic expression
    128103: 08/01/15: Symon: Re: speed... CORDIC vs. pure arithmetic expression
    128105: 08/01/15: John_H: Re: speed... CORDIC vs. pure arithmetic expression
        128108: 08/01/15: Frater: Re: speed... CORDIC vs. pure arithmetic expression
        128110: 08/01/15: John_H: Re: speed... CORDIC vs. pure arithmetic expression
    128117: 08/01/15: Ben Jackson: Re: speed... CORDIC vs. pure arithmetic expression
    128121: 08/01/16: Andreas Ehliar: Re: speed... CORDIC vs. pure arithmetic expression
        128137: 08/01/16: Frater: Re: speed... CORDIC vs. pure arithmetic expression
            128150: 08/01/16: glen herrmannsfeldt: Re: speed... CORDIC vs. pure arithmetic expression
    128124: 08/01/16: comp.arch.fpga: Re: speed... CORDIC vs. pure arithmetic expression
        128134: 08/01/16: Frater: Re: speed... CORDIC vs. pure arithmetic expression
        128148: 08/01/16: comp.arch.fpga: Re: speed... CORDIC vs. pure arithmetic expression
    128138: 08/01/16: Frater: Re: speed... CORDIC vs. pure arithmetic expression
128107: 08/01/15: Jatin Bhateja: Question on FPGA
    128109: 08/01/15: austin: Re: Question on FPGA
    128112: 08/01/15: Gabor: Re: Question on FPGA
128113: 08/01/15: shadfc: User inputs into Spartan-3E starter board?
    128114: 08/01/15: John_H: Re: User inputs into Spartan-3E starter board?
    128115: 08/01/15: shadfc: Re: User inputs into Spartan-3E starter board?
128119: 08/01/15: life.is.best: Virtex-4 Embedded Tri-Mode Ethernet MAC Wrapper v4.4. 10base-T
128120: 08/01/15: Dick: gaussian filter in Altera FPGA
    128141: 08/01/16: Enes ERDIN: Re: gaussian filter in Altera FPGA
    128147: 08/01/16: comp.arch.fpga: Re: gaussian filter in Altera FPGA
    128284: 08/01/20: Dick: Re: gaussian filter in Altera FPGA
128125: 08/01/16: <biker@wavenet.at>: V5-SYSMON : MAX6043 suitable?
    128142: 08/01/16: Gabor: Re: V5-SYSMON : MAX6043 suitable?
    128143: 08/01/16: <biker@wavenet.at>: Re: V5-SYSMON : MAX6043 suitable?
128126: 08/01/16: Anuja: Quartus II Incremental compilation?
    128129: 08/01/16: KJ: Re: Quartus II Incremental compilation?
        128157: 08/01/16: glen herrmannsfeldt: Re: Quartus II Incremental compilation?
    128153: 08/01/16: Anuja: Re: Quartus II Incremental compilation?
128127: 08/01/16: jey: Basic FPGA question about Reset
    128128: 08/01/16: Symon: Re: Basic FPGA question about Reset
        128130: 08/01/16: Symon: Re: Basic FPGA question about Reset
        128131: 08/01/16: jey: Re: Basic FPGA question about Reset
            128133: 08/01/16: jey: Re: Basic FPGA question about Reset
                128146: 08/01/16: austin: Re: Basic FPGA question about Reset
                    128152: 08/01/17: Allan Herriman: Re: Basic FPGA question about Reset
                        128155: 08/01/17: Allan Herriman: Re: Basic FPGA question about Reset
                            128166: 08/01/17: austin: Re: Basic FPGA question about Reset
                        128159: 08/01/17: Hal Murray: Re: Basic FPGA question about Reset
                            128167: 08/01/17: austin: Re: Basic FPGA question about Reset
                        128186: 08/01/17: Mike Treseler: Re: Basic FPGA question about Reset
                    128179: 08/01/17: Symon: Re: Basic FPGA question about Reset
                    128182: 08/01/17: austin: Re: Basic FPGA question about Reset
                        128206: 08/01/18: Hal Murray: Re: Basic FPGA question about Reset
            128140: 08/01/16: Jeff Cunningham: Re: Basic FPGA question about Reset
        128132: 08/01/16: Dave Pollum: Re: Basic FPGA question about Reset
        128135: 08/01/16: austin: Re: Basic FPGA question about Reset
        128136: 08/01/16: Dave: Re: Basic FPGA question about Reset
        128144: 08/01/16: <ghelbig@lycos.com>: Re: Basic FPGA question about Reset
        128178: 08/01/17: <ghelbig@lycos.com>: Re: Basic FPGA question about Reset
    128203: 08/01/17: aka: Re: Basic FPGA question about Reset
128145: 08/01/16: <internet_checker@yahoo.com>: Timing Analyzer hangs
128149: 08/01/16: Paul Price: Documentation on Insight VIRTEX-E Reference Board
    128160: 08/01/17: John Adair: Re: Documentation on Insight VIRTEX-E Reference Board
    128171: 08/01/17: Bryan: Re: Documentation on Insight VIRTEX-E Reference Board
128151: 08/01/16: onecard: help definining a secure SMARTCARD CHIP BASED, USB UNIT
128156: 08/01/16: Amal: CynApps Cynlib
    128170: 08/01/17: Uncle Noah: Re: CynApps Cynlib
    128181: 08/01/17: Amal: Re: CynApps Cynlib
    128185: 08/01/17: John McCaskill: Re: CynApps Cynlib
    128211: 08/01/18: Amal: Re: CynApps Cynlib
    128444: 08/01/25: Amal: Re: CynApps Cynlib
128158: 08/01/17: recoder: effect of xray on fpga electronic circuits
    128161: 08/01/17: Jon Beniston: Re: effect of xray on fpga electronic circuits
    128162: 08/01/17: RCIngham: Re: effect of xray on fpga electronic circuits
        128168: 08/01/17: austin: Re: effect of xray on fpga electronic circuits
    128163: 08/01/17: EdV: Re: effect of xray on fpga electronic circuits
    128164: 08/01/17: John_H: Re: effect of xray on fpga electronic circuits
        128165: 08/01/17: Symon: Re: effect of xray on fpga electronic circuits
            128169: 08/01/17: austin: Re: effect of xray on fpga electronic circuits
    128172: 08/01/17: linnix: Re: effect of xray on fpga electronic circuits
        128191: 08/01/17: Sjouke Burry: Re: effect of xray on fpga electronic circuits
            128251: 08/01/19: T: Re: effect of xray on fpga electronic circuits
                128319: 08/01/22: Thiemo Nordenholz: Re: effect of xray on fpga electronic circuits
    128197: 08/01/17: krw: Re: effect of xray on fpga electronic circuits
        128218: 08/01/18: Pillock: Re: effect of xray on fpga electronic circuits
            128451: 08/01/27: Wim Lewis: Re: effect of xray on fpga electronic circuits
                128484: 08/01/28: Pillock: Re: effect of xray on fpga electronic circuits
                    128485: 08/01/28: <MikeShepherd564@btinternet.com>: Re: effect of xray on fpga electronic circuits
                        128486: 08/01/28: Pillock: Re: effect of xray on fpga electronic circuits
                            128496: 08/01/29: Terry Given: Re: effect of xray on fpga electronic circuits
    128312: 08/01/21: tlbs101: Re: effect of xray on fpga electronic circuits
    128487: 08/01/28: Cliff Schuring: Re: effect of xray on fpga electronic circuits
128173: 08/01/17: Philipp: Chipscope compatible with Synopsis or Cadence sythesise tools?
    128174: 08/01/17: Jon Beniston: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
        128177: 08/01/17: Philipp: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
            128188: 08/01/17: Dwayne Dilbeck: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
                128190: 08/01/17: Ed McGettigan: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
                    128192: 08/01/17: Dwayne Dilbeck: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
                        128195: 08/01/17: Ed McGettigan: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
                            128264: 08/01/19: Dwayne Dilbeck: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
    128175: 08/01/17: Jim Wu: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
        128176: 08/01/17: Philipp: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
    128180: 08/01/17: Duane Clark: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
        128183: 08/01/17: Philipp: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
            128187: 08/01/17: Ben Jackson: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
            128193: 08/01/17: Duane Clark: Re: Chipscope compatible with Synopsis or Cadence sythesise tools?
128189: 08/01/17: Brad Smallridge: Xilinx ISE9.2 iMPACT manual
    128214: 08/01/18: Gabor: Re: Xilinx ISE9.2 iMPACT manual
        128225: 08/01/18: Brad Smallridge: Re: Xilinx ISE9.2 iMPACT manual
128194: 08/01/17: Ben Jackson: Speed of remote JTAG with Quartus jtagd on linux
    128445: 08/01/25: <vaughnbetz@gmail.com>: Re: Speed of remote JTAG with Quartus jtagd on linux
128196: 08/01/18: Marty Ryba: Two's complement Coregen gone?
    128198: 08/01/17: Ben Jackson: Re: Two's complement Coregen gone?
        128199: 08/01/17: John McCaskill: Re: Two's complement Coregen gone?
    128229: 08/01/18: Mike Treseler: Re: Two's complement Coregen gone?
128200: 08/01/17: <mlesha@hotmail.com>: Using PECL inputs and PLL's in ProASIC Plus.
    128228: 08/01/18: RCIngham: Re: Using PECL inputs and PLL's in ProASIC Plus.
128201: 08/01/17: aka: Quartus-II 7.2sp1 and Systemverilog Assertion SVA?
    128262: 08/01/19: Dwayne Dilbeck: Re: Quartus-II 7.2sp1 and Systemverilog Assertion SVA?
128202: 08/01/17: aka: When will Xilinx Webpack and EDK support Vista/64?
    128328: 08/01/22: <steve.lass@xilinx.com>: Re: When will Xilinx Webpack and EDK support Vista/64?
128204: 08/01/17: <winscatt@googlemail.com>: SRL16x2 in Virtex5
    128248: 08/01/18: Ben Jackson: Re: SRL16x2 in Virtex5
    128260: 08/01/19: <winscatt@googlemail.com>: Re: SRL16x2 in Virtex5
    128265: 08/01/19: John_H: Re: SRL16x2 in Virtex5
    128336: 08/01/22: <thomas.streuer@gmx.net>: Re: SRL16x2 in Virtex5
128205: 08/01/18: akshat: CPLD Pad File
    128217: 08/01/18: Gabor: Re: CPLD Pad File
    129595: 08/02/28: akshat: Re: CPLD Pad File
128208: 08/01/18: kislo: Xpower decoupling network summary
    128213: 08/01/18: Gabor: Re: Xpower decoupling network summary
128209: 08/01/18: Wei Wang: How is FIFO implemented in FPGA and ASIC?
    128210: 08/01/18: <MikeShepherd564@btinternet.com>: Re: How is FIFO implemented in FPGA and ASIC?
        128224: 08/01/18: <MikeShepherd564@btinternet.com>: Re: How is FIFO implemented in FPGA and ASIC?
        128236: 08/01/18: Falk Brunner: Re: How is FIFO implemented in FPGA and ASIC?
            128239: 08/01/18: Falk Brunner: Re: How is FIFO implemented in FPGA and ASIC?
            128277: 08/01/20: Hal Murray: Re: How is FIFO implemented in FPGA and ASIC?
    128212: 08/01/18: Symon: Re: How is FIFO implemented in FPGA and ASIC?
    128221: 08/01/18: glen herrmannsfeldt: Re: How is FIFO implemented in FPGA and ASIC?
        128223: 08/01/18: Symon: Re: How is FIFO implemented in FPGA and ASIC?
            128226: 08/01/18: Nial Stewart: Re: How is FIFO implemented in FPGA and ASIC?
                128258: 08/01/19: Brian Drummond: Re: How is FIFO implemented in FPGA and ASIC?
    128222: 08/01/18: Eli Bendersky: Re: How is FIFO implemented in FPGA and ASIC?
    128232: 08/01/18: jack.harvard@googlemail.com: Re: How is FIFO implemented in FPGA and ASIC?
    128234: 08/01/18: Peter Alfke: Re: How is FIFO implemented in FPGA and ASIC?
    128237: 08/01/18: Peter Alfke: Re: How is FIFO implemented in FPGA and ASIC?
    128238: 08/01/18: jack.harvard@googlemail.com: Re: How is FIFO implemented in FPGA and ASIC?
    128247: 08/01/18: <ghelbig@lycos.com>: Re: How is FIFO implemented in FPGA and ASIC?
128215: 08/01/18: Helmut: Chipscope Inserter to Chipscope Analyzer
    128216: 08/01/18: Symon: Re: Chipscope Inserter to Chipscope Analyzer
    128219: 08/01/18: Helmut: Re: Chipscope Inserter to Chipscope Analyzer
128220: 08/01/18: Karl: [paper]?FIR on GPU,CPU, FPGA, ASIC
    128231: 08/01/18: Gabor: Re: ?FIR on GPU,CPU, FPGA, ASIC
128230: 08/01/18: gvark: Fuzzy Fixed Point Calculating
    128233: 08/01/18: austin: Re: Fuzzy Fixed Point Calculating
        128235: 08/01/18: austin: Re: Fuzzy Fixed Point Calculating
            128307: 08/01/21: Uwe Bonnes: Re: Fuzzy Fixed Point Calculating
            128308: 08/01/21: Symon: Re: Fuzzy Fixed Point Calculating
    128306: 08/01/21: gvark: Re: Fuzzy Fixed Point Calculating
    128315: 08/01/22: gvark: Re: Fuzzy Fixed Point Calculating
128240: 08/01/18: Peter Alfke: Source of accurate frequency
    128241: 08/01/18: <MikeShepherd564@btinternet.com>: Re: Source of accurate frequency
    128242: 08/01/18: Jonathan Bromley: Re: Source of accurate frequency
        128243: 08/01/18: Gavin Scott: Re: Source of accurate frequency
    128244: 08/01/18: John McCaskill: Re: Source of accurate frequency
    128245: 08/01/18: comp.arch.fpga: Re: Source of accurate frequency
        128257: 08/01/19: Uwe Bonnes: Re: Source of accurate frequency
            128261: 08/01/19: Hal Murray: Re: Source of accurate frequency
    128246: 08/01/18: John_H: Re: Source of accurate frequency
    128249: 08/01/19: Marty Ryba: Re: Source of accurate frequency
        128263: 08/01/19: John_H: Re: Source of accurate frequency
        128271: 08/01/19: Hal Murray: Re: Source of accurate frequency
            128274: 08/01/20: David Spencer: Re: Source of accurate frequency
            128280: 08/01/20: Frank Buss: Re: Source of accurate frequency
                128282: 08/01/20: Hal Murray: Re: Source of accurate frequency
                    128290: 08/01/20: John_H: Re: Source of accurate frequency
        128279: 08/01/20: Frank Buss: Re: Source of accurate frequency
            128295: 08/01/20: David Spencer: Re: Source of accurate frequency
    128250: 08/01/18: Peter Alfke: Re: Source of accurate frequency
    128252: 08/01/18: John McCaskill: Re: Source of accurate frequency
        128253: 08/01/19: Hal Murray: Re: Source of accurate frequency
    128254: 08/01/19: Hal Murray: Re: Source of accurate frequency
    128255: 08/01/19: Symon: Re: Source of accurate frequency
        128256: 08/01/19: Symon: Re: Source of accurate frequency
    128259: 08/01/19: Piotr Wyderski: Re: Source of accurate frequency
    128266: 08/01/19: -jg: Re: Source of accurate frequency
        128276: 08/01/19: Hal Murray: Re: Source of accurate frequency
            128281: 08/01/20: Allan Herriman: Re: Source of accurate frequency
        128313: 08/01/22: Hal Murray: Re: Source of accurate frequency
            128321: 08/01/22: Allan Herriman: Re: Source of accurate frequency
                128342: 08/01/22: Symon: Re: Source of accurate frequency
    128268: 08/01/19: Peter Alfke: Re: Source of accurate frequency
    128275: 08/01/19: -jg: Re: Source of accurate frequency
    128283: 08/01/20: -jg: Re: Source of accurate frequency
    128294: 08/01/20: John Larkin: Re: Source of accurate frequency
    128316: 08/01/22: -jg: Re: Source of accurate frequency
    128332: 08/01/22: Peter Alfke: Re: Source of accurate frequency
    128352: 08/01/22: Peter Alfke: Re: Source of accurate frequency
128267: 08/01/19: Bucephalus: New user of ModelSim XE III v6.2 Starter - problems simulating a
    128269: 08/01/19: KJ: Re: New user of ModelSim XE III v6.2 Starter - problems simulating a simple RAM.
    128270: 08/01/19: Bucephalus: Re: New user of ModelSim XE III v6.2 Starter - problems simulating a
128272: 08/01/19: Bucephalus: VHDL Micron memorymodel.
    128273: 08/01/19: Gabor: Re: VHDL Micron memorymodel.
    128285: 08/01/20: Jonathan Bromley: Re: VHDL Micron memorymodel.
        128289: 08/01/20: Jonathan Bromley: Re: VHDL Micron memorymodel.
    128287: 08/01/20: Bucephalus: Re: VHDL Micron memorymodel.
    128288: 08/01/20: Bucephalus: Re: VHDL Micron memorymodel.
    128292: 08/01/20: John McCaskill: Re: VHDL Micron memorymodel.
    128309: 08/01/21: <ghelbig@lycos.com>: Re: VHDL Micron memorymodel.
        128311: 08/01/21: Brian Drummond: Re: VHDL Micron memorymodel.
128291: 08/01/20: Bob Smith: Sparkfun Spartean3e Board
    128293: 08/01/20: John_H: Re: Sparkfun Spartean3e Board
    128298: 08/01/20: John Adair: Re: Sparkfun Spartean3e Board
    128301: 08/01/20: Ben Jackson: Re: Sparkfun Spartean3e Board
128296: 08/01/20: fl: How FPGA downconvert Giga SPS ADC data?
    128297: 08/01/20: fl: Re: How FPGA downconvert Giga SPS ADC data?
    128299: 08/01/20: austin: Re: How FPGA downconvert Giga SPS ADC data?
        128302: 08/01/20: austin: Re: How FPGA downconvert Giga SPS ADC data?
            128305: 08/01/20: John_H: Re: How FPGA downconvert Giga SPS ADC data?
    128300: 08/01/20: <chen_yuru888@126.com>: Re: How FPGA downconvert Giga SPS ADC data?
    128303: 08/01/20: fl: Re: How FPGA downconvert Giga SPS ADC data?
128310: 08/01/21: George: bi-phase decoding
    128338: 08/01/22: rickman: Re: bi-phase decoding
        128340: 08/01/22: Peter Alfke: Re: bi-phase decoding
        128341: 08/01/22: Peter Alfke: Re: bi-phase decoding
        128345: 08/01/22: rickman: Re: bi-phase decoding
        128346: 08/01/22: rickman: Re: bi-phase decoding
128314: 08/01/22: kislo: FPGA decoupling calculation
    128317: 08/01/22: Symon: Re: FPGA decoupling calculation
        128318: 08/01/22: Uwe Bonnes: Re: FPGA decoupling calculation
            128320: 08/01/22: Symon: Re: FPGA decoupling calculation
        128349: 08/01/22: Marc Battyani: Re: FPGA decoupling calculation
            128355: 08/01/23: Symon: Re: FPGA decoupling calculation
                128367: 08/01/23: Marc Battyani: Re: FPGA decoupling calculation
                    128369: 08/01/23: Symon: Re: FPGA decoupling calculation
                    128371: 08/01/23: Symon: Re: FPGA decoupling calculation
    128322: 08/01/22: Allan Herriman: Re: FPGA decoupling calculation
        128326: 08/01/22: Uwe Bonnes: Re: FPGA decoupling calculation
        128356: 08/01/23: Symon: Re: FPGA decoupling calculation
    128323: 08/01/22: kislo: Re: FPGA decoupling calculation
    128324: 08/01/22: KJ: Re: FPGA decoupling calculation
        128357: 08/01/22: Hal Murray: Re: FPGA decoupling calculation
    128358: 08/01/22: John Larkin: Re: FPGA decoupling calculation
        128368: 08/01/23: Symon: Re: FPGA decoupling calculation
        128380: 08/01/23: John Larkin: Re: FPGA decoupling calculation
            128392: 08/01/24: John Larkin: Re: FPGA decoupling calculation
                128454: 08/01/27: Hal Murray: Re: FPGA decoupling calculation
                    128457: 08/01/27: Falk Brunner: Re: FPGA decoupling calculation
                    128458: 08/01/27: Falk Brunner: Re: FPGA decoupling calculation
                    128461: 08/01/27: KJ: Re: FPGA decoupling calculation
                        128462: 08/01/27: Falk Brunner: Re: FPGA decoupling calculation
                            128464: 08/01/27: KJ: Re: FPGA decoupling calculation
                                128466: 08/01/27: Falk Brunner: Re: FPGA decoupling calculation
                                    128467: 08/01/27: KJ: Re: FPGA decoupling calculation
                        128463: 08/01/27: Hal Murray: Re: FPGA decoupling calculation
                            128465: 08/01/27: KJ: Re: FPGA decoupling calculation
                                128476: 08/01/27: John Larkin: Re: FPGA decoupling calculation
                    128475: 08/01/27: John Larkin: Re: FPGA decoupling calculation
        128382: 08/01/23: glen herrmannsfeldt: Re: FPGA decoupling calculation
    128362: 08/01/23: kislo: Re: FPGA decoupling calculation
    128390: 08/01/24: kislo: Re: FPGA decoupling calculation
128325: 08/01/22: <piotr.nowak21@gmail.com>: Problem with UART EDK 9.2.02i
    128361: 08/01/23: Markus: Re: Problem with UART EDK 9.2.02i
    128378: 08/01/23: <piotr.nowak21@gmail.com>: Re: Problem with UART EDK 9.2.02i
    128393: 08/01/24: <piotr.nowak21@gmail.com>: Re: Problem with UART EDK 9.2.02i
    128483: 08/01/28: <piotr.nowak21@gmail.com>: Re: Problem with UART EDK 9.2.02i
128339: 08/01/22: sriman: Matlab code in nios processor
128347: 08/01/22: shadfc: Ballistic chronograph using a Spartan 3E starter board
    128348: 08/01/22: tersono: Re: Ballistic chronograph using a Spartan 3E starter board
    128350: 08/01/22: shadfc: Re: Ballistic chronograph using a Spartan 3E starter board
    128351: 08/01/22: John_H: Re: Ballistic chronograph using a Spartan 3E starter board
    128353: 08/01/22: -jg: Re: Ballistic chronograph using a Spartan 3E starter board
    128354: 08/01/22: shadfc: Re: Ballistic chronograph using a Spartan 3E starter board
    128360: 08/01/23: backhus: Re: Ballistic chronograph using a Spartan 3E starter board
128359: 08/01/22: <gil@radix20.com>: data capture
    128372: 08/01/23: comp.arch.fpga: Re: data capture
128365: 08/01/23: Marco T.: Pwm Sine Generation
    128366: 08/01/23: Arlet Ottens: Re: Pwm Sine Generation
        128376: 08/01/23: Symon: Re: Pwm Sine Generation
        128377: 08/01/23: Arlet Ottens: Re: Pwm Sine Generation
        128381: 08/01/23: John Larkin: Re: Pwm Sine Generation
    128375: 08/01/23: Marco T.: Re: Pwm Sine Generation
    128386: 08/01/23: Marco T.: Re: Pwm Sine Generation
128387: 08/01/24: <kiransr.ckm@gmail.com>: How to choose an FPGA for High speed applications
    128391: 08/01/24: Sean Durkin: Re: How to choose an FPGA for High speed applications
    128413: 08/01/24: Goli: Re: How to choose an FPGA for High speed applications
    128415: 08/01/24: Rajkumar: Re: How to choose an FPGA for High speed applications
128389: 08/01/24: John Adair: Craignell FPGA DIL Module
128394: 08/01/24: taco: microblaze question
    128398: 08/01/24: Herbert Kleebauer: Re: microblaze question
        128417: 08/01/25: taco: Re: microblaze question
            128478: 08/01/28: Andreas Ehliar: Re: microblaze question
                128691: 08/02/04: taco: Re: microblaze question
        128443: 08/01/25: mmihai: Re: microblaze question
        128854: 08/02/07: mmihai: Re: microblaze question
    128402: 08/01/24: Alan Nishioka: Re: microblaze question
        128418: 08/01/25: taco: Re: microblaze question
128395: 08/01/24: <jaymode@gmail.com>: EDK 9.2i install issues in Linux
    128401: 08/01/24: Duane Clark: Re: EDK 9.2i install issues in Linux
    128404: 08/01/24: Jecel: Re: EDK 9.2i install issues in Linux
    128448: 08/01/26: <jaymode@gmail.com>: Re: EDK 9.2i install issues in Linux
128397: 08/01/24: FPGA: Random Number Generation in VHDL
    128399: 08/01/24: jens: Re: Random Number Generation in VHDL
    128400: 08/01/24: Kris Vorwerk: Re: Random Number Generation in VHDL
    128403: 08/01/24: ed: Re: Random Number Generation in VHDL
    128414: 08/01/24: glen herrmannsfeldt: Re: Random Number Generation in VHDL
        128426: 08/01/25: Jonathan Bromley: Re: Random Number Generation in VHDL
            128427: 08/01/25: Jonathan Bromley: Re: Random Number Generation in VHDL
            129325: 08/02/20: Ray Andraka: Re: Random Number Generation in VHDL
        128432: 08/01/25: Dwayne Dilbeck: Re: Random Number Generation in VHDL
            128434: 08/01/25: Jonathan Bromley: Re: Random Number Generation in VHDL
                128442: 08/01/25: glen herrmannsfeldt: Re: Random Number Generation in VHDL
            128438: 08/01/25: Mike Treseler: Re: Random Number Generation in VHDL
                128440: 08/01/25: sly: Re: Random Number Generation in VHDL
                128441: 08/01/25: Dwayne Dilbeck: Re: Random Number Generation in VHDL
        128435: 08/01/25: glen herrmannsfeldt: Re: Random Number Generation in VHDL
        128507: 08/01/29: Jonathan Bromley: Re: Random Number Generation in VHDL
        129326: 08/02/20: Ray Andraka: Re: Random Number Generation in VHDL
            129348: 08/02/21: <Sky465nm@trline5.org>: Re: Random Number Generation in VHDL
                129353: 08/02/21: Ray Andraka: Re: Random Number Generation in VHDL
                    129355: 08/02/22: Jim Granville: Re: Random Number Generation in VHDL
                        129365: 08/02/21: Ray Andraka: Re: Random Number Generation in VHDL
                            129374: 08/02/22: RCIngham: Re: Random Number Generation in VHDL
                            129710: 08/03/03: Eric Smith: Re: Random Number Generation in VHDL
                            129721: 08/03/03: David Binnie: Re: Random Number Generation in VHDL
                                129722: 08/03/03: Ray Andraka: Re: Random Number Generation in VHDL
    128424: 08/01/25: Ann: Re: Random Number Generation in VHDL
    128449: 08/01/26: FPGA: Re: Random Number Generation in VHDL
    128506: 08/01/29: Tricky: Re: Random Number Generation in VHDL
    129686: 08/03/03: Aragorn: Re: Random Number Generation in VHDL
128405: 08/01/24: hiroyuki.kawai0914@gmail.com: XST_BUFFER_TOO_SMALL
128406: 08/01/24: fpgauser: Virtex-4 driving a 5V CMOS
    128407: 08/01/24: Uwe Bonnes: Re: Virtex-4 driving a 5V CMOS
    128408: 08/01/24: -jg: Re: Virtex-4 driving a 5V CMOS
        128410: 08/01/24: John Larkin: Re: Virtex-4 driving a 5V CMOS
    128416: 08/01/25: John Adair: Re: Virtex-4 driving a 5V CMOS
    128437: 08/01/25: PFC: Re: Virtex-4 driving a 5V CMOS
        146177: 10/03/07: ajv: Re: Virtex-4 driving a 5V CMOS
128409: 08/01/24: RK: problem simulating in modelsim - swiftpli_mti.dll
    128412: 08/01/24: motty: Re: problem simulating in modelsim - swiftpli_mti.dll
    128452: 08/01/27: talkb: Re: problem simulating in modelsim - swiftpli_mti.dll
128419: 08/01/25: John Adair: Craignell FPGA DIP Module
    128429: 08/01/25: Gabor: Re: Craignell FPGA DIP Module
        128431: 08/01/25: Jonathan Bromley: Re: Craignell FPGA DIP Module
            128447: 08/01/26: Tim (one of many): Re: Craignell FPGA DIP Module
                128492: 08/01/28: Kevin Neilson: Re: Craignell FPGA DIP Module
                    128495: 08/01/29: Gavin Scott: Re: Craignell FPGA DIP Module
    128439: 08/01/25: John Adair: Re: Craignell FPGA DIP Module
128420: 08/01/25: Rgr: Initialize RAM in IGLOO
    128421: 08/01/25: Antti: Re: Initialize RAM in IGLOO
    128423: 08/01/25: Kris Vorwerk: Re: Initialize RAM in IGLOO
    128425: 08/01/25: Antti: Re: Initialize RAM in IGLOO
128422: 08/01/25: comp.arch.fpga: Fixedpoint Multiply/Accumulate in DSP48
    128491: 08/01/28: Kevin Neilson: Re: Fixedpoint Multiply/Accumulate in DSP48
        128523: 08/01/29: Kevin Neilson: Re: Fixedpoint Multiply/Accumulate in DSP48
    128519: 08/01/29: comp.arch.fpga: Re: Fixedpoint Multiply/Accumulate in DSP48
    128659: 08/02/01: comp.arch.fpga: Re: Fixedpoint Multiply/Accumulate in DSP48
128428: 08/01/25: chakra: OV7660 CMOS camera
128430: 08/01/25: <miriemer@rumms.uni-mannheim.de>: Endpoint Block Plus v1.5 example design
128433: 08/01/25: jack.harvard@googlemail.com: Thoughts about memory controller problems
    128436: 08/01/25: PFC: Re: Thoughts about memory controller problems
    128493: 08/01/28: Kevin Neilson: Re: Thoughts about memory controller problems
128446: 08/01/26: deepakvr@gmail.com: buying fpga kits in denmark
    128450: 08/01/26: comp.arch.fpga: Re: buying fpga kits in denmark
        128459: 08/01/27: Mike Harrison: Re: buying fpga kits in denmark
    128456: 08/01/27: John Adair: Re: buying fpga kits in denmark
128453: 08/01/27: talkb: Xilinx Spartan 3A/DSP with Coregen 9.2i?
128455: 08/01/27: FoolsGold: Synplicy and Xilinx - no PAR
    128469: 08/01/27: Mike Treseler: Re: Synplicy and Xilinx - no PAR
    128477: 08/01/27: John_H: Re: Synplicy and Xilinx - no PAR
        128481: 08/01/28: FoolsGold: Re: Synplicy and Xilinx - no PAR
128460: 08/01/27: Sean Durkin: Virtex4: LVDS-Inputs in banks with VCCO!=2.5V (again)
    128480: 08/01/28: Symon: Re: Virtex4: LVDS-Inputs in banks with VCCO!=2.5V (again)
        128502: 08/01/29: Sean Durkin: Re: Virtex4: LVDS-Inputs in banks with VCCO!=2.5V (again)
128468: 08/01/27: talkb: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
    128470: 08/01/27: John McCaskill: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
        128472: 08/01/27: talkb: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
            128474: 08/01/27: talkb: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
                128494: 08/01/29: Michael Laajanen: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
                    128516: 08/01/29: Michael Laajanen: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
                    128672: 08/02/03: talkb: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
            128498: 08/01/29: talkb: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
                128530: 08/01/30: talkb: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
                128538: 08/01/30: Martin Thompson: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
                    128543: 08/01/30: Brian Drummond: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
        128473: 08/01/27: John McCaskill: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
        128497: 08/01/28: John McCaskill: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
        128521: 08/01/29: John McCaskill: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
    128471: 08/01/27: Mike Treseler: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
        128632: 08/02/01: talkb: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
            128644: 08/02/01: Mike Treseler: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
            128651: 08/02/01: Duane Clark: Re: Active-HDL 7.3 vs Modelsim 6.3d-PE (for Verilog/Systemverilog)
128479: 08/01/28: chaitanyakurmala@gmail.com: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera Stratix
    128505: 08/01/29: Goli: Re: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera
    128510: 08/01/29: Gabor: Re: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera
    128571: 08/01/30: Dave Greenfield: Re: equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera
128482: 08/01/28: Antti: My first Flash FPGA
    128488: 08/01/28: Ben Jackson: Re: My first Flash FPGA
    128489: 08/01/28: Maki: Re: My first Flash FPGA
        128503: 08/01/29: Maki: Re: My first Flash FPGA
            128682: 08/02/04: Jim Granville: Re: My first Flash FPGA
    128500: 08/01/28: Antti: Re: My first Flash FPGA
    128501: 08/01/28: Antti: Re: My first Flash FPGA
    128531: 08/01/29: Thomas Stanka: Re: My first Flash FPGA
    128675: 08/02/03: Antti: Re: My first Flash FPGA
    128786: 08/02/06: Antti: Re: My first Flash FPGA
128490: 08/01/28: Bob Perlman: Power Supply Bypassing Presentation
128499: 08/01/28: <BigJamesLau@gmail.com>: regarding DMA memory to memory copy in NIOS II
    128509: 08/01/29: <=?ISO-8859-1?Q?G=F3rski_Adam?=>: Re: regarding DMA memory to memory copy in NIOS II
        128542: 08/01/30: <=?ISO-8859-1?Q?G=F3rski_Adam?=>: Re: regarding DMA memory to memory copy in NIOS II
    128522: 08/01/30: Mark McDougall: Re: regarding DMA memory to memory copy in NIOS II
    128525: 08/01/29: <BigJamesLau@gmail.com>: Re: regarding DMA memory to memory copy in NIOS II
128504: 08/01/29: talkb: Active-HDL 7.3 web-eval and Xilinx 9.2i.04 Smartmodel simulation?
    128518: 08/01/29: IT: Re: Active-HDL 7.3 web-eval and Xilinx 9.2i.04 Smartmodel simulation?
        128529: 08/01/30: talkb: Re: Active-HDL 7.3 web-eval and Xilinx 9.2i.04 Smartmodel simulation?
128508: 08/01/29: Symon: Grisoft AVG false positve virus detection in Xilinx software.
    128511: 08/01/29: Gabor: Re: Grisoft AVG false positve virus detection in Xilinx software.
        128513: 08/01/29: Symon: Re: Grisoft AVG false positve virus detection in Xilinx software.
    128512: 08/01/29: Brian Drummond: Re: Grisoft AVG false positve virus detection in Xilinx software.
        128514: 08/01/29: Symon: Re: Grisoft AVG false positve virus detection in Xilinx software.
            128544: 08/01/30: Brian Drummond: Re: Grisoft AVG false positve virus detection in Xilinx software.
                128551: 08/01/30: Martin Thompson: Re: Grisoft AVG false positve virus detection in Xilinx software.
        128547: 08/01/30: Gabor: Re: Grisoft AVG false positve virus detection in Xilinx software.
128515: 08/01/29: George: HDLC
    128517: 08/01/29: HT-Lab: Re: HDLC
128526: 08/01/29: <cpandya@yahoo.com>: Spartan3 I/O question
    128528: 08/01/29: BobW: Re: Spartan3 I/O question
    128548: 08/01/30: <cpandya@yahoo.com>: Re: Spartan3 I/O question
    128550: 08/01/30: Gabor: Re: Spartan3 I/O question
128527: 08/01/29: <fpgaasicdesigner@gmail.com>: BPSK CORDIC tracking
    128764: 08/02/06: MM: Re: BPSK CORDIC tracking
128532: 08/01/29: fatima: define a new bust interface
    128555: 08/01/30: Gavin Scott: Re: define a new bust interface
    128557: 08/01/30: Eric Smith: Re: define a new bust interface
128533: 08/01/30: axalay: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5)
    128534: 08/01/30: Zara: Re: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5) ?
    128535: 08/01/30: axalay: Re: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and
    128536: 08/01/30: Göran Bilski: Re: Can I connect PLB and OPB to mlcroblase v7 (use EDK 9.2 and Virtex 5) ?
128537: 08/01/30: maxascent: Xilinx PAR problem when using chipscope
    128539: 08/01/30: Symon: Re: Xilinx PAR problem when using chipscope
        128541: 08/01/30: maxascent: Re: Xilinx PAR problem when using chipscope
128540: 08/01/30: <michel.talon@gmail.com>: difference between net skew in the clock report and clock skew in
    128545: 08/01/30: Brian Drummond: Re: difference between net skew in the clock report and clock skew in trce log
        128549: 08/01/30: Symon: Re: difference between net skew in the clock report and clock skew in trce log
    128546: 08/01/30: <michel.talon@gmail.com>: Re: difference between net skew in the clock report and clock skew in
128552: 08/01/30: FPGA: question on record types
    128554: 08/01/30: RCIngham: Re: question on record types
128556: 08/01/30: bbgangan: Regarding Hyperterminal
128558: 08/01/30: Jan Pech: EPC in Xilinx EDK 9.2
128559: 08/01/30: Chris Maryan: ROM/LUT
    128566: 08/01/31: Mark McDougall: Re: ROM/LUT
    128568: 08/01/30: Mike Treseler: Re: ROM/LUT
    128573: 08/01/30: Thomas Stanka: Re: ROM/LUT
    128579: 08/01/31: HT-Lab: Re: ROM/LUT
    128581: 08/01/31: Martin Thompson: Re: ROM/LUT
128560: 08/01/30: Andy Botterill: PC requirements for ISE webpack
    128561: 08/01/30: <posedge52@yahoo.com>: Re: PC requirements for ISE webpack
        128562: 08/01/30: Uwe Bonnes: Re: PC requirements for ISE webpack
            128575: 08/01/31: Andy Botterill: Re: PC requirements for ISE webpack
            128577: 08/01/31: HT-Lab: Re: PC requirements for ISE webpack
                128607: 08/01/31: Duane Clark: Re: PC requirements for ISE webpack
            128598: 08/01/31: Uwe Bonnes: Re: PC requirements for ISE webpack
            128600: 08/01/31: Uwe Bonnes: Re: PC requirements for ISE webpack
        128564: 08/01/30: <posedge52@yahoo.com>: Re: PC requirements for ISE webpack
        128574: 08/01/31: Andy Botterill: Re: PC requirements for ISE webpack
        128588: 08/01/31: <posedge52@yahoo.com>: Re: PC requirements for ISE webpack
128563: 08/01/30: sam catalpatechnology com: Xilinx prom programming problem
    128565: 08/01/31: Falk Brunner: Re: Xilinx prom programming problem
    128592: 08/01/31: Gabor: Re: Xilinx prom programming problem
128567: 08/01/31: Nick: About 10-bit pixel datum from CMOS image sensor
    128570: 08/01/30: mh: Re: About 10-bit pixel datum from CMOS image sensor
        128572: 08/01/31: Nick: Re: About 10-bit pixel datum from CMOS image sensor
    128576: 08/01/31: Teo: Re: About 10-bit pixel datum from CMOS image sensor
    128582: 08/01/31: Martin Thompson: Re: About 10-bit pixel datum from CMOS image sensor
        128591: 08/01/31: Gabor: Re: About 10-bit pixel datum from CMOS image sensor
            128812: 08/02/07: Ray Andraka: Re: About 10-bit pixel datum from CMOS image sensor
128569: 08/01/30: Amit: new to NIOS II
    128602: 08/01/31: <ghelbig@lycos.com>: Re: new to NIOS II
        128606: 08/01/31: <MikeShepherd564@btinternet.com>: Re: new to NIOS II
128578: 08/01/31: merche: I need a SDRAM controller
    128580: 08/01/31: Rajkumar: Re: I need a SDRAM controller
        128611: 08/01/31: Dwayne Dilbeck: Re: I need a SDRAM controller
        128634: 08/02/01: PFC: Re: I need a SDRAM controller
    128583: 08/01/31: merche: Re: I need a SDRAM controller
    128584: 08/01/31: merche: Re: I need a SDRAM controller
    128585: 08/01/31: merche: Re: I need a SDRAM controller
    128599: 08/01/31: KJ: Re: I need a SDRAM controller
    128614: 08/01/31: John Retta: Re: I need a SDRAM controller
128586: 08/01/31: Rehman: Actel Fusion FPGA
    128595: 08/01/31: Kris Vorwerk: Re: Actel Fusion FPGA
    128626: 08/01/31: Rehman: Re: Actel Fusion FPGA
    128778: 08/02/06: Rehman: Re: Actel Fusion FPGA
128587: 08/01/31: Vagant: FPGA in Telecommunications
    128593: 08/01/31: David Spencer: Re: FPGA in Telecommunications
    128594: 08/01/31: Vagant: Re: FPGA in Telecommunications
    128603: 08/01/31: Alex Colvin: Re: FPGA in Telecommunications
    128604: 08/01/31: RCIngham: Re: FPGA in Telecommunications
    128618: 08/01/31: Nico Coesel: Re: FPGA in Telecommunications
        128621: 08/01/31: Falk Brunner: Re: FPGA in Telecommunications
    128631: 08/01/31: Thomas Stanka: Re: FPGA in Telecommunications
128589: 08/01/31: <jonas@mit.edu>: Xilinx BSCAN primitives proper use
    128597: 08/01/31: johnp: Re: Xilinx BSCAN primitives proper use
        128649: 08/02/01: mk: Re: Xilinx BSCAN primitives proper use
    128636: 08/02/01: mh: Re: Xilinx BSCAN primitives proper use
    128646: 08/02/01: emeb: Re: Xilinx BSCAN primitives proper use
    128687: 08/02/04: mh: Re: Xilinx BSCAN primitives proper use
    128692: 08/02/04: <posedge52@yahoo.com>: Re: Xilinx BSCAN primitives proper use
    128811: 08/02/06: mh: Re: Xilinx BSCAN primitives proper use
    129178: 08/02/17: kjc: Re: Xilinx BSCAN primitives proper use
    156256: 14/01/25: drummer_man: Re: Xilinx BSCAN primitives proper use
    156257: 14/01/25: drummer_man: Re: Xilinx BSCAN primitives proper use
128590: 08/01/31: waltherz: iru1209 regulator
    128610: 08/01/31: Dave Pollum: Re: iru1209 regulator
    128623: 08/01/31: waltherz: Re: iru1209 regulator
128596: 08/01/31: Marlboro: Design security for pre-Virtex2 parts ?
    128605: 08/01/31: RCIngham: Re: Design security for pre-Virtex2 parts ?
        128612: 08/01/31: Ed McGettigan: Re: Design security for pre-Virtex2 parts ?
            128616: 08/01/31: Dwayne Dilbeck: Re: Design security for pre-Virtex2 parts ?
    128613: 08/01/31: Dwayne Dilbeck: Re: Design security for pre-Virtex2 parts ?
    128615: 08/01/31: <job@amontec.com>: Re: Design security for pre-Virtex2 parts ?
    128622: 08/01/31: waltherz: Re: Design security for pre-Virtex2 parts ?
    128656: 08/02/01: Marlboro: Re: Design security for pre-Virtex2 parts ?
    128665: 08/02/02: Kris Vorwerk: Re: Design security for pre-Virtex2 parts ?
128601: 08/01/31: Charles Wagner: Xpower
    128620: 08/01/31: Gabor: Re: Xpower
128608: 08/01/31: u_stadler@yahoo.de: question about fsl and microblaze
    128633: 08/02/01: Göran Bilski: Re: question about fsl and microblaze
        128642: 08/02/01: Göran Bilski: Re: question about fsl and microblaze
    128640: 08/02/01: u_stadler@yahoo.de: Re: question about fsl and microblaze
128609: 08/01/31: johnp: Low Pin Count (LPC) bus code available?
    128653: 08/02/01: TC: Re: Low Pin Count (LPC) bus code available?
    128654: 08/02/01: johnp: Re: Low Pin Count (LPC) bus code available?
128617: 08/01/31: Dale: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9
    128619: 08/01/31: Gabor: Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9
    128624: 08/01/31: Kevin Neilson: Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require
    128625: 08/01/31: Dale: Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9
    128643: 08/02/01: comp.arch.fpga: Re: Why does a 36 x 36 Multiplier in a Xilinx Spartan 3E require 9
128628: 08/01/31: Xesium: Loading the design from Compact Flash...
    128676: 08/02/03: David: Re: Loading the design from Compact Flash...
    128699: 08/02/04: Xesium: Re: Loading the design from Compact Flash...
    128713: 08/02/04: David: Re: Loading the design from Compact Flash...
    128741: 08/02/05: Xesium: Re: Loading the design from Compact Flash...
    128761: 08/02/05: <D.J.Mulligan@gmail.com>: Re: Loading the design from Compact Flash...
    129563: 08/02/27: Xesium: Re: Loading the design from Compact Flash...
128629: 08/01/31: jasonL: Why use small resistor for Vcco voltage regulator
    128630: 08/02/01: Jim Granville: Re: Why use small resistor for Vcco voltage regulator
    128635: 08/02/01: Symon: Re: Why use small resistor for Vcco voltage regulator
        128639: 08/02/01: Bas Laarhoven: Re: Why use small resistor for Vcco voltage regulator
            128641: 08/02/01: Symon: Re: Why use small resistor for Vcco voltage regulator
            128657: 08/02/02: Jim Granville: Re: Why use small resistor for Vcco voltage regulator
                128658: 08/02/01: Eric Crabill: Re: Why use small resistor for Vcco voltage regulator
                    128660: 08/02/02: Falk Brunner: Re: Why use small resistor for Vcco voltage regulator
                    128661: 08/02/02: Jim Granville: Re: Why use small resistor for Vcco voltage regulator
                        128668: 08/02/03: Jim Granville: Re: Why use small resistor for Vcco voltage regulator
    128638: 08/02/01: John Adair: Re: Why use small resistor for Vcco voltage regulator
    128664: 08/02/02: jasonL: Re: Why use small resistor for Vcco voltage regulator


Site Home   Archive Home   FAQ Home   How to search the Archive   How to Navigate the Archive   
Compare FPGA features and resources   

Threads starting:
1994JulAugSepOctNovDec1994
1995JanFebMarAprMayJunJulAugSepOctNovDec1995
1996JanFebMarAprMayJunJulAugSepOctNovDec1996
1997JanFebMarAprMayJunJulAugSepOctNovDec1997
1998JanFebMarAprMayJunJulAugSepOctNovDec1998
1999JanFebMarAprMayJunJulAugSepOctNovDec1999
2000JanFebMarAprMayJunJulAugSepOctNovDec2000
2001JanFebMarAprMayJunJulAugSepOctNovDec2001
2002JanFebMarAprMayJunJulAugSepOctNovDec2002
2003JanFebMarAprMayJunJulAugSepOctNovDec2003
2004JanFebMarAprMayJunJulAugSepOctNovDec2004
2005JanFebMarAprMayJunJulAugSepOctNovDec2005
2006JanFebMarAprMayJunJulAugSepOctNovDec2006
2007JanFebMarAprMayJunJulAugSepOctNovDec2007
2008JanFebMarAprMayJunJulAugSepOctNovDec2008
2009JanFebMarAprMayJunJulAugSepOctNovDec2009
2010JanFebMarAprMayJunJulAugSepOctNovDec2010
2011JanFebMarAprMayJunJulAugSepOctNovDec2011
2012JanFebMarAprMayJunJulAugSepOctNovDec2012
2013JanFebMarAprMayJunJulAugSepOctNovDec2013
2014JanFebMarAprMayJunJulAugSepOctNovDec2014
2015JanFebMarAprMayJunJulAugSepOctNovDec2015
2016JanFebMarAprMayJunJulAugSepOctNovDec2016
2017JanFebMarApr2017

Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Custom Search