Site Home   Archive Home   FAQ Home   How to search the Archive   How to Navigate the Archive   
Compare FPGA features and resources   

Threads starting:
1994JulAugSepOctNovDec1994
1995JanFebMarAprMayJunJulAugSepOctNovDec1995
1996JanFebMarAprMayJunJulAugSepOctNovDec1996
1997JanFebMarAprMayJunJulAugSepOctNovDec1997
1998JanFebMarAprMayJunJulAugSepOctNovDec1998
1999JanFebMarAprMayJunJulAugSepOctNovDec1999
2000JanFebMarAprMayJunJulAugSepOctNovDec2000
2001JanFebMarAprMayJunJulAugSepOctNovDec2001
2002JanFebMarAprMayJunJulAugSepOctNovDec2002
2003JanFebMarAprMayJunJulAugSepOctNovDec2003
2004JanFebMarAprMayJunJulAugSepOctNovDec2004
2005JanFebMarAprMayJunJulAugSepOctNovDec2005
2006JanFebMarAprMayJunJulAugSepOctNovDec2006
2007JanFebMarAprMayJunJulAugSepOctNovDec2007
2008JanFebMarAprMayJunJulAugSepOctNovDec2008
2009JanFebMarAprMayJunJulAugSepOctNovDec2009
2010JanFebMarAprMayJunJulAugSepOctNovDec2010
2011JanFebMarAprMayJunJulAugSepOctNovDec2011
2012JanFebMarAprMayJunJulAugSepOctNovDec2012
2013JanFebMarAprMayJunJulAugSepOctNovDec2013
2014JanFebMarAprMayJunJulAugSepOctNovDec2014
2015JanFebMarAprMayJunJulAugSepOctNovDec2015
2016JanFebMarAprMayJunJulAugSepOctNovDec2016
2017JanFebMarApr2017

Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Custom Search

Threads Starting Apr 2004

68299: 04/04/01: Allan Herriman: Replace PPC in V2P with FPGA fabric!
    68304: 04/04/01: Ray Andraka: Re: Replace PPC in V2P with FPGA fabric!
        68305: 04/04/01: Allan Herriman: Re: Replace PPC in V2P with FPGA fabric!
            68323: 04/04/01: Ray Andraka: Re: Replace PPC in V2P with FPGA fabric!
68300: 04/04/01: SneakerNet: Msg for Rudolf Usselmann
    68309: 04/04/01: Rudolf Usselmann: Re: Msg for Rudolf Usselmann
    68310: 04/03/31: Antti Lukats: Re: Msg for Rudolf Usselmann
        68491: 04/04/06: Christoph Brinkhaus: Re: Msg for Rudolf Usselmann
            68559: 04/04/07: Antti Lukats: Re: Msg for Rudolf Usselmann
    68351: 04/04/02: SneakerNet: Re: Msg for Rudolf Usselmann
68315: 04/04/01: Matthias =?iso-8859-1?Q?M=FCller?=: XC18V master parallel configuration
    68340: 04/04/01: Gabor Szakacs: Re: XC18V master parallel configuration
    68341: 04/04/01: Chen Wei Tseng: Re: XC18V master parallel configuration
68321: 04/04/01: Gabor Szakacs: Best price per I/O
    68359: 04/04/02: Paul Leventis (at home): Re: Best price per I/O
        68372: 04/04/02: Austin Lesea: Re: Best price per I/O
    68363: 04/04/02: Philip Freidin: Re: Best price per I/O
68325: 04/04/01: Jose T. de Sousa: How to advertise in www.fpga-faq.com/FPGA_Boards.shtml
    68334: 04/04/01: <philip.freidin@fpga-faq.com>: Re: How to advertise in www.fpga-faq.com/FPGA_Boards.shtml
    68339: 04/04/01: Gabor Szakacs: Re: How to advertise in www.fpga-faq.com/FPGA_Boards.shtml
    68357: 04/04/01: john jakson: Re: How to advertise in www.fpga-faq.com/FPGA_Boards.shtml
        68362: 04/04/02: Philip Freidin: Re: How to advertise in www.fpga-faq.com/FPGA_Boards.shtml
68337: 04/04/01: PO Laprise: Inserting timing in behavioural simulations
68342: 04/04/01: Kenneth Land: Can't do a single byte read in Nios?
    68361: 04/04/02: David Brown: Re: Can't do a single byte read in Nios?
        68366: 04/04/02: Kenneth Land: Re: Can't do a single byte read in Nios?
            68373: 04/04/02: David Brown: Re: Can't do a single byte read in Nios?
    68402: 04/04/02: Jesse Kempa: Re: Can't do a single byte read in Nios?
        68410: 04/04/03: Kenneth Land: Re: Can't do a single byte read in Nios?
68344: 04/04/01: Hendra Gunawan: Xilinx License Question
    68349: 04/04/01: B. Joshua Rosen: Re: Xilinx License Question
68350: 04/04/01: Subhek: PCI development kit
    68386: 04/04/02: Dwayne Surdu-Miller: Re: PCI development kit
        68496: 04/04/06: Subhek: Re: PCI development kit
68352: 04/04/01: Symon: How do I attach TPSYNC to primitive input?
68353: 04/04/01: Josh Graham: Mapping Logic to Virtex II Block RAM
68358: 04/04/02: Tony: ML300 and GigE Experiences
    68374: 04/04/02: Austin Lesea: Re: ML300 and GigE Experiences
        68382: 04/04/02: Tony: Re: ML300 and GigE Experiences
            68389: 04/04/02: Austin Lesea: Re: ML300 and GigE Experiences
    68378: 04/04/02: Matthew E Rosenthal: Re: ML300 and GigE Experiences
        68381: 04/04/02: Austin Lesea: Re: ML300 and GigE Experiences
            68384: 04/04/02: Tony: Re: ML300 and GigE Experiences
        68385: 04/04/02: Tony: Re: ML300 and GigE Experiences
68365: 04/04/02: Cyrille Lambert: Configuration Bitstream : Virtex-E, FDRI register
68367: 04/04/02: Cyrille Lambert: Virtex-E, FDRI register
    68449: 04/04/05: Chen Wei Tseng: Re: Virtex-E, FDRI register
68369: 04/04/02: Frank van Eijkelenburg: signal names in modelsim
    68375: 04/04/02: Barry Brown: Re: signal names in modelsim
        68438: 04/04/05: jtw: Re: signal names in modelsim
    68376: 04/04/02: PO Laprise: Re: signal names in modelsim
    68479: 04/04/06: seyior: Re: signal names in modelsim
68370: 04/04/02: Frank van Eijkelenburg: vcom in modelsim
    68371: 04/04/02: Mike Treseler: Re: vcom in modelsim
    68377: 04/04/02: John Smith: Re: vcom in modelsim
        68379: 04/04/02: Chris: Re: vcom in modelsim
68383: 04/04/02: PO Laprise: Verifying multi-cyclicity of multi-cycle paths
    68394: 04/04/02: Brian Philofsky: Re: Verifying multi-cyclicity of multi-cycle paths
68387: 04/04/02: Andy: vertex II vs Stratix
    68390: 04/04/02: Austin Lesea: Re: vertex II vs Stratix
    68392: 04/04/02: Peter Alfke: Re: vertex II vs Stratix
    68412: 04/04/03: Brian Drummond: Re: vertex II vs Stratix
    68507: 04/04/06: John Hu: Re: Virtex II Pro vs Stratix
        68537: 04/04/07: Austin Lesea: Apples to Apples? Starrix Two <> Virtex II Pro
            68545: 04/04/07: Sander Vesik: Re: Apples to Apples? Starrix Two <> Virtex II Pro
                68550: 04/04/07: Austin Lesea: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                    68587: 04/04/08: qlyus: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                        68590: 04/04/08: Austin Lesea: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                            68608: 04/04/09: qlyus: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                        68596: 04/04/08: Ray Andraka: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                            68609: 04/04/09: Steve Lass: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                    68588: 04/04/08: Sander Vesik: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                        68589: 04/04/08: Austin Lesea: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                            68616: 04/04/09: Dave Greenfield: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                68637: 04/04/11: SD: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                    68654: 04/04/12: Dave Greenfield: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                        68656: 04/04/13: Hal Murray: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                            68658: 04/04/13: Paul Leventis (at home): Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                                68711: 04/04/15: Hal Murray: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                        68673: 04/04/13: SD: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                            68816: 04/04/19: Dave Greenfield: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                                68912: 04/04/21: SD: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                68641: 04/04/12: Rajeev: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                    68648: 04/04/12: Rajeev: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                    68649: 04/04/12: Peter Sommerfeld: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                    68674: 04/04/13: Brian Jentz: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                68665: 04/04/13: Austin Lesea: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                    68692: 04/04/14: Paul Leventis at home: Re: Apples to Apples? Stratix II <> Virtex-II Pro
                                        68694: 04/04/14: Austin Lesea: Re: Apples to Apples? Stratix II <> Virtex-II Pro
                                            68708: 04/04/15: Paul Leventis (at home): Re: Apples to Apples? Stratix II <> Virtex-II Pro
                                                68723: 04/04/15: Austin Lesea: Re: Apples to Apples? Stratix II <> Virtex-II Pro
                                                    68724: 04/04/15: Ray Andraka: Re: Apples to Apples? Stratix II <> Virtex-II Pro
                                                    68735: 04/04/16: Tommy Thorn: Osborne [Was: Apples to Apples? Stratix II <> Virtex-II Pro]
                                                        68747: 04/04/16: john jakson: Re: Osborne [Was: Apples to Apples? Stratix II <> Virtex-II Pro]
                                                        68752: 04/04/16: Pete Fraser: Re: Osborne [Was: Apples to Apples? Stratix II <> Virtex-II Pro]
                                                        68761: 04/04/16: Austin Lesea: Re: Osborne [Was: Apples to Apples? Stratix II <> Virtex-II Pro]
                                                    68741: 04/04/16: Simon Peacock: Apples to Apples? XST <> Symplify
                                    68815: 04/04/19: rickman: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
                                        68961: 04/04/22: ram: Re: Apples to Apples? Stratrix Two <> Virtex II Pro
68388: 04/04/02: ty: FPGA input
    68448: 04/04/05: Marius Vollmer: Re: FPGA input
68395: 04/04/02: spanchag: Logic required for multiplication
    68396: 04/04/02: Peter Alfke: Re: Logic required for multiplication
        68452: 04/04/05: spanchag: Re: Logic required for multiplication
            68454: 04/04/05: Larry Doolittle: Re: Logic required for multiplication
            68468: 04/04/05: Ray Andraka: Re: Logic required for multiplication
    68422: 04/04/04: Thomas Womack: Re: Logic required for multiplication
68403: 04/04/03: Wang Feng: SAA7111 YUV
    68679: 04/04/14: Kelvin @ SG: Re: SAA7111 YUV
        69415: 04/05/10: Gabor Szakacs: Re: SAA7111 YUV
        69416: 04/05/10: Gabor Szakacs: Re: SAA7111 YUV
            69419: 04/05/10: Jan Panteltje: Re: SAA7111 YUV
                69502: 04/05/12: Gabor Szakacs: Re: SAA7111 YUV
    69407: 04/05/10: claps: Re: SAA7111 YUV
68404: 04/04/02: Hendra Gunawan: The Logic Behind License Renewal
    68406: 04/04/03: Simon Peacock: Re: The Logic Behind License Renewal
        68417: 04/04/03: Larry Doolittle: Re: The Logic Behind License Renewal
        68430: 04/04/04: Rene Tschaggelar: Re: The Logic Behind License Renewal
    68413: 04/04/03: none: Re: The Logic Behind License Renewal
        68414: 04/04/03: Subroto Datta: Re: The Logic Behind License Renewal
            68416: 04/04/04: Jim Granville: Re: The Logic Behind License Renewal
                68427: 04/04/04: Rene Tschaggelar: Re: The Logic Behind License Renewal
        68453: 04/04/05: PO Laprise: Re: The Logic Behind License Renewal
    68415: 04/04/03: Kevin Neilson: Re: The Logic Behind License Renewal
    68423: 04/04/04: Petter Gustad: Re: The Logic Behind License Renewal
        68424: 04/04/04: Gregory C. Read: Re: The Logic Behind License Renewal
68411: 04/04/03: Tyron: FPGA and CPLD boards
68418: 04/04/03: Peter Wallace: Low cost Improved Parallel Cable 3 PCB + El Cheapo CPLD card
68419: 04/04/03: Joelle: iMPACT "Programming Failed"
    68420: 04/04/03: Hendra Gunawan: Re: iMPACT "Programming Failed"
    68425: 04/04/04: BH: Re: iMPACT "Programming Failed"
    68432: 04/04/04: BentC: Re: iMPACT "Programming Failed"
    68483: 04/04/06: <sanpab@eis.uva.es>: Re: iMPACT "Programming Failed"
68426: 04/04/04: Kelvin: Constant (K) Coded Programmable State Machine for Spartan-II and Virtex-E Devices...
    68428: 04/04/04: Kelvin: Re: Constant (K) Coded Programmable State Machine for Spartan-II and Virtex-E Devices...
        68433: 04/04/05: John Williams: Re: Constant (K) Coded Programmable State Machine for Spartan-II
68434: 04/04/04: Bruno Cardeira: Xilinx XC9500 CPLD Wired-OR; Wired-ND
    68435: 04/04/05: valentin tihomirov: Re: Xilinx XC9500 CPLD Wired-OR; Wired-ND
        68553: 04/04/07: Bruno Cardeira: Re: Xilinx XC9500 CPLD Wired-OR; Wired-ND
            68568: 04/04/08: valentin tihomirov: Re: Xilinx XC9500 CPLD Wired-OR; Wired-ND
                68580: 04/04/08: Peter Alfke: Re: Xilinx XC9500 CPLD Wired-OR; Wired-ND
                    68581: 04/04/08: Peter Alfke: Re: Xilinx XC9500 CPLD Wired-OR; Wired-ND
    69061: 04/04/26: A Beaujean: Re: Xilinx XC9500 CPLD Wired-OR; Wired-ND
68439: 04/04/04: Hendra Gunawan: Which HVL is the most popular?
    68440: 04/04/05: Jim Granville: Re: Which HVL is the most popular?
    68480: 04/04/06: Jon Beniston: Re: Which HVL is the most popular?
    68492: 04/04/06: Jim Lewis: Re: Which HVL is the most popular?
68441: 04/04/05: myren: minimum software for virtex II pro
    68489: 04/04/06: Steve Lass: Re: minimum software for virtex II pro
68442: 04/04/05: alphaboran: FPGA pinout
    68443: 04/04/05: Allan Herriman: Re: FPGA pinout
68444: 04/04/05: Fred Bartoli: ATMEL support / Are they serious ?
    68445: 04/04/05: Leon Heller: Re: ATMEL support / Are they serious ?
        68455: 04/04/05: Fred Bartoli: Re: ATMEL support / Are they serious ?
            68465: 04/04/06: Jim Granville: Re: ATMEL support / Are they serious ?
                68470: 04/04/05: rickman: Re: ATMEL support / Are they serious ?
    68463: 04/04/05: Paul Carpenter: Re: ATMEL support / Are they serious ?
    68464: 04/04/06: Jim Granville: Re: ATMEL support / Are they serious ?
68446: 04/04/05: Rajeev: VHDL: Use of literal '1' on an input port ?
    68451: 04/04/05: Jim Lewis: Re: VHDL: Use of literal '1' on an input port ?
        68495: 04/04/06: Rajeev: Re: VHDL: Use of literal '1' on an input port ?
        68506: 04/04/07: Allan Herriman: Re: VHDL: Use of literal '1' on an input port ?
            68517: 04/04/07: Alan Fitch: Re: VHDL: Use of literal '1' on an input port ?
            68518: 04/04/07: Jonathan Bromley: Re: VHDL: Use of literal '1' on an input port ?
            68534: 04/04/07: Jim Lewis: Re: VHDL: Use of literal '1' on an input port ?
68447: 04/04/05: roy83: regarding PC to PC schematic transfer incompatibility in Xilinx ECS Editor with Xilinx Project Manager( ISE 5.2i)
68450: 04/04/05: spanchag: Equation to calculate logic required for multipliers
68456: 04/04/05: H.Azmi: Can I use the Done signal in FPGA to reset my design
    68459: 04/04/05: Peter Alfke: Re: Can I use the Done signal in FPGA to reset my design
        68460: 04/04/05: Eric Crabill: Re: Can I use the Done signal in FPGA to reset my design
    68504: 04/04/06: H. Peter Anvin: Re: Can I use the Done signal in FPGA to reset my design
        68524: 04/04/07: H.Azmi: Re: Can I use the Done signal in FPGA to reset my design
    68574: 04/04/08: James Morrison: Re: Can I use the Done signal in FPGA to reset my design
68457: 04/04/05: A. Abellard: Problem for CNA/CAN conversion
    68474: 04/04/06: Nicolas Matringe: Re: Problem for CNA/CAN conversion
68458: 04/04/05: Symon: Clock Path Skew in Xilinx Timing Analyzer.
    68647: 04/04/12: Symon: Re: Clock Path Skew in Xilinx Timing Analyzer.
68461: 04/04/05: Oleg: Designing MUX with tri sate bus in xilinx virtex II FPGA
    68462: 04/04/05: Ray Andraka: Re: Designing MUX with tri sate bus in xilinx virtex II FPGA
        68473: 04/04/06: Hal Murray: Re: Designing MUX with tri sate bus in xilinx virtex II FPGA
            68485: 04/04/06: Ray Andraka: Re: Designing MUX with tri sate bus in xilinx virtex II FPGA
68471: 04/04/05: sg: Need help with using inout (bi-dir) in VHDL for Xilinx FPGA
    68575: 04/04/08: A Beaujean: Re: Need help with using inout (bi-dir) in VHDL for Xilinx FPGA
68472: 04/04/06: SneakerNet: Fan Out Problem..
68475: 04/04/06: A. Abellard: Problem for DAC/ADC conversion (Stratix EP1S25 Development Board)
68476: 04/04/06: qudhs: Virtex2PV20 programming failed, DONE pin doesn't go HIGH
    68532: 04/04/07: Peter Ryser: Re: Virtex2PV20 programming failed, DONE pin doesn't go HIGH
        68611: 04/04/09: Matthew E Rosenthal: Re: Virtex2PV20 programming failed, DONE pin doesn't go HIGH
            68614: 04/04/09: Peter Ryser: Re: Virtex2PV20 programming failed, DONE pin doesn't go HIGH
68478: 04/04/06: seyior: XIL DCM Reset on XAPP462
    68503: 04/04/06: Steven K. Knapp: Re: XIL DCM Reset on XAPP462
    68505: 04/04/06: seyior: Re: XIL DCM Reset on XAPP462
68482: 04/04/06: Marija: number of BRAMs
68484: 04/04/06: Edward: XPower: -tb switch
    68684: 04/04/14: Brendan Cullen: Re: XPower: -tb switch
68486: 04/04/06: Edward: XPower: Post-Place and Route Simulation model
    106128: 06/08/08: Johannes Hausensteiner: Newbie question
        106140: 06/08/08: Mike Treseler: Re: Newbie question
        106221: 06/08/09: Johannes Hausensteiner: Re: Newbie question
        106222: 06/08/09: Johannes Hausensteiner: Re: Newbie question
    106132: 06/08/08: ALuPin@web.de: Re: Newbie question
    106172: 06/08/08: bart: Re: Newbie question
68487: 04/04/06: A Beaujean: Fast Carry Chains in Xilinx SpartanII FPGA's
    68488: 04/04/06: John_H: Re: Fast Carry Chains in Xilinx SpartanII FPGA's
    68497: 04/04/06: Ray Andraka: Re: Fast Carry Chains in Xilinx SpartanII FPGA's
    68500: 04/04/06: John_H: Re: Fast Carry Chains in Xilinx SpartanII FPGA's
        69220: 04/04/30: A Beaujean: Re: Fast Carry Chains in Xilinx SpartanII FPGA's
68490: 04/04/06: Adarsh Kumar Jain: Some RocketIOs in V2Pro - Output XXXX
68498: 04/04/06: Sander Odekerken: VGA Contoller
    68501: 04/04/06: Symon: Re: VGA Contoller
    68502: 04/04/06: Hendra Gunawan: Re: VGA Contoller
68499: 04/04/06: Tony: EDK 6.2 and Linux
68508: 04/04/07: Kelvin @ SG: XST -read_cores YES doesn't merge the NGC into the compiled file...
    68531: 04/04/07: Fernando: Re: XST -read_cores YES doesn't merge the NGC into the compiled file...
        68555: 04/04/08: Kelvin @ SG: Re: XST -read_cores YES doesn't merge the NGC into the compiled file...
    68552: 04/04/07: Paulo Dutra: Re: XST -read_cores YES doesn't merge the NGC into the compiled file...
68509: 04/04/07: Leon Heller: Cyclone and ByteBlasterMV?
    68510: 04/04/07: Jean Nicolle: Re: Cyclone and ByteBlasterMV?
        68514: 04/04/07: Eric Paillet: Re: Cyclone and ByteBlasterMV?
            68533: 04/04/07: Leon Heller: Re: Cyclone and ByteBlasterMV?
                68562: 04/04/08: Peter Seng: Re: Cyclone and ByteBlasterMV?
                    68565: 04/04/08: Leon Heller: Re: Cyclone and ByteBlasterMV?
            68539: 04/04/07: Nial Stewart: Re: Cyclone and ByteBlasterMV?
                68543: 04/04/07: Leon Heller: Re: Cyclone and ByteBlasterMV?
                    68547: 04/04/07: Ricardo: Re: Cyclone and ByteBlasterMV?
                    68699: 04/04/14: Nial Stewart: Re: Cyclone and ByteBlasterMV?
                        68705: 04/04/14: Leon Heller: Re: Cyclone and ByteBlasterMV?
    68546: 04/04/07: Martin Schoeberl: Re: Cyclone and ByteBlasterMV?
        68551: 04/04/07: Leon Heller: Re: Cyclone and ByteBlasterMV?
        68567: 04/04/08: Ricardo: Re: Cyclone and ByteBlasterMV?
68511: 04/04/07: ALuPin: Accesing a procedure
    68516: 04/04/07: Alan Fitch: Re: Accesing a procedure
    68519: 04/04/07: Marija: Re: Accesing a procedure
68512: 04/04/07: Marija: timing constraints... again
    68521: 04/04/07: Marija: Re: timing constraints... again
    68522: 04/04/07: Christian Haase: Re: timing constraints... again
        68530: 04/04/07: Gabor Szakacs: Re: timing constraints... again
            68573: 04/04/08: khamkar77: Re: timing constraints... again
    68576: 04/04/08: Jonathan Bromley: Re: timing constraints... again
68513: 04/04/07: Matthew E Rosenthal: how to get XST to infer 8:1 mux or just hard code it?
    68515: 04/04/07: John Adair: Re: how to get XST to infer 8:1 mux or just hard code it?
        68535: 04/04/07: john jakson: Re: how to get XST to infer 8:1 mux or just hard code it?
            68557: 04/04/08: rickman: Re: how to get XST to infer 8:1 mux or just hard code it?
                68579: 04/04/08: John_H: Re: how to get XST to infer 8:1 mux or just hard code it?
                68582: 04/04/08: Bob Perlman: Re: how to get XST to infer 8:1 mux or just hard code it?
                68598: 04/04/08: john jakson: Re: how to get XST to infer 8:1 mux or just hard code it?
        68558: 04/04/08: Matthew E Rosenthal: Re: how to get XST to infer 8:1 mux or just hard code it?
        68571: 04/04/08: Ray Andraka: Re: how to get XST to infer 8:1 mux or just hard code it?
    68540: 04/04/07: John_H: Re: how to get XST to infer 8:1 mux or just hard code it?
    68544: 04/04/07: Kevin Neilson: Re: how to get XST to infer 8:1 mux or just hard code it?
        68554: 04/04/07: Ray Andraka: Re: how to get XST to infer 8:1 mux or just hard code it?
            68586: 04/04/08: Kevin Neilson: Re: how to get XST to infer 8:1 mux or just hard code it?
                68595: 04/04/08: Ray Andraka: Re: how to get XST to infer 8:1 mux or just hard code it?
                    68610: 04/04/09: Kevin Neilson: Re: how to get XST to infer 8:1 mux or just hard code it?
    68569: 04/04/08: khamkar77: Re: how to get XST to infer 8:1 mux or just hard code it?
68520: 04/04/07: Marija: how to use a .ucf file?
    68556: 04/04/08: Jim Wu: Re: how to use a .ucf file?
68525: 04/04/07: lbroto: Quartus for linux
    68526: 04/04/07: Uwe Bonnes: Re: Quartus for linux
        69023: 04/04/26: Marius Vollmer: Re: Quartus for linux
            69067: 04/04/26: Uwe Bonnes: Re: Quartus for linux
68527: 04/04/07: =?iso-8859-1?q?St=E9phane_Acounis?=: Problems with Quartus 2 v4 under Linux
    68560: 04/04/08: Alan Fitch: Re: Problems with Quartus 2 v4 under Linux
        68566: 04/04/08: =?iso-8859-1?q?St=E9phane_Acounis?=: Re: Problems with Quartus 2 v4 under Linux
68528: 04/04/07: James Wang: Altera ByteBlasterMV Download Cable
68529: 04/04/07: nath: nios on-chip RAM
68536: 04/04/07: Joe: EDK 6.1: User Logic
    68549: 04/04/07: Amit Kasat: Re: EDK 6.1: User Logic
    68570: 04/04/08: qudhs: Re: EDK 6.1: User Logic
    68584: 04/04/08: joe: Re: EDK 6.1: User Logic
68538: 04/04/07: Konrad Eisele: Arm clone version 0_8
68541: 04/04/07: Amaury Anciaux: Dual microblaze system, implemented with projnav.
    68548: 04/04/07: Amit Kasat: Re: Dual microblaze system, implemented with projnav.
68561: 04/04/08: wolfgang: Fatal error mappin 2v1000 in ISE 6.2
    68612: 04/04/09: Davis Moore: Re: Fatal error mappin 2v1000 in ISE 6.2
68563: 04/04/08: Jonathan Debrouwere: XAPP662 readframe and writeframe functions.
    68606: 04/04/09: tk: Re: XAPP662 readframe and writeframe functions.
68564: 04/04/08: Kelvin @ SG: Altera Quartus Web Edition license...
68577: 04/04/08: Kelvin: What is the use of MAX7128?
    68583: 04/04/08: Mike Treseler: Re: What is the use of MAX7128?
    68585: 04/04/08: Andy Peters: Re: What is the use of MAX7128?
        68678: 04/04/14: Kelvin @ SG: Re: What is the use of MAX7128?
68591: 04/04/08: Brijesh: Problem using EDK tutorial for Memec board with Synplicity.
    68592: 04/04/08: Brijesh: Re: Problem using EDK tutorial for Memec board with Synplicity.
        68600: 04/04/08: Paulo Dutra: Re: Problem using EDK tutorial for Memec board with Synplicity.
        68601: 04/04/09: Ken McElvain: Re: Problem using EDK tutorial for Memec board with Synplicity.
        68670: 04/04/13: Steve Merritt: Re: Problem using EDK tutorial for Memec board with Synplicity.
    68607: 04/04/09: Brijesh: Re: Problem using EDK tutorial for Memec board with Synplicity.
68593: 04/04/08: Ben Nguyen: Min. Reqmts For Altera Nios -- i.e Will it work on Parallax Cyclone FastPack?
    68594: 04/04/08: Martin Schoeberl: Re: Min. Reqmts For Altera Nios -- i.e Will it work on Parallax Cyclone FastPack?
68597: 04/04/08: Stephen Williams: [OT] Is anyone alive at Opencores.org?
    68621: 04/04/09: Antti Lukats: Re: [OT] Is anyone alive at Opencores.org?
68599: 04/04/09: Kevin Shaw: Xilinx PLB RapidIO LVDS Core
68602: 04/04/09: NEETU GARG: Unsupported feature error:access type is not supported
    68615: 04/04/10: Simon Peacock: Re: Unsupported feature error:access type is not supported
68603: 04/04/09: Mancini Stephane: I2C bus and tristate interface for V2pro
    68618: 04/04/09: Nitro: Re: I2C bus and tristate interface for V2pro
68604: 04/04/09: Dave: Spartan-3 LC Development Kit from Insight with USB 2.0 Port
    68620: 04/04/09: Antti Lukats: Re: Spartan-3 LC Development Kit from Insight with USB 2.0 Port
        68639: 04/04/12: Dave: Re: Spartan-3 LC Development Kit from Insight with USB 2.0 Port
68605: 04/04/09: K PRASAD: regardinng static timing annalysis
    68625: 04/04/10: Subroto Datta: Re: regardinng static timing annalysis
68613: 04/04/09: Brannon King: help with constraint, please
68617: 04/04/09: qlyus: Does IBUFDS_DIFF_OUT with -DT option exist?
68619: 04/04/09: Matthew E Rosenthal: rocket IO MGT location constraint?
    68628: 04/04/11: Philip Freidin: Re: rocket IO MGT location constraint?
68622: 04/04/10: Arthur Sharp: Problems installing ISE 6.2 under Linux
    68623: 04/04/10: Arthur Sharp: Re: Problems installing ISE 6.2 under Linux
    68640: 04/04/12: Jim Wu: Re: Problems installing ISE 6.2 under Linux
        68655: 04/04/13: Arthur Sharp: Re: Problems installing ISE 6.2 under Linux
68624: 04/04/10: john ong: problems iwth I/O pins
68626: 04/04/10: Konrad Eisele: Free Arm Version 0.8
    68632: 04/04/11: paris: Re: Free Arm Version 0.8
68627: 04/04/11: Flavio Curti: Convert ispDS files to newer device
68629: 04/04/10: Ajey Patil: Help need writing Single Port Block Ram in verilog
    68631: 04/04/11: john jakson: Re: Help need writing Single Port Block Ram in verilog
        68633: 04/04/11: Ajey Patil: Re: Help need writing Single Port Block Ram in verilog
            68644: 04/04/12: Brian Philofsky: Re: Help need writing Single Port Block Ram in verilog
        68642: 04/04/12: john jakson: Re: Help need writing Single Port Block Ram in verilog
    68636: 04/04/11: B. Joshua Rosen: Re: Help need writing Single Port Block Ram in verilog
68634: 04/04/11: Hendra Gunawan: Problem downloading with parallel converter
    68645: 04/04/12: Gary A. Gorgen: Re: Problem downloading with parallel converter
    68659: 04/04/13: Peter Seng: Re: Problem downloading with parallel converter
        68677: 04/04/13: Hendra Gunawan: Re: Problem downloading with parallel converter
            68682: 04/04/14: Matthew E Rosenthal: Re: Problem downloading with parallel converter
            68683: 04/04/14: Peter Seng: Re: Problem downloading with parallel converter
                68764: 04/04/16: Hendra Gunawan: Re: Problem downloading with parallel converter
                    68788: 04/04/19: Peter Seng: Re: Problem downloading with parallel converter
                        68821: 04/04/19: Hendra Gunawan: Re: Problem downloading with parallel converter
68635: 04/04/11: Anil: Algorithm for delay testing
68638: 04/04/12: Antti Lukats: using MicroBlaze SoC with OPB_DDR in ISE flow
    68652: 04/04/12: Paulo Dutra: Re: using MicroBlaze SoC with OPB_DDR in ISE flow
        68660: 04/04/13: Antti Lukats: Re: using MicroBlaze SoC with OPB_DDR in ISE flow
68643: 04/04/12: ram: system C - streams C
    68661: 04/04/13: Simon Peacock: Re: system C - streams C
68651: 04/04/12: Hendra Gunawan: Waveform Tool
68653: 04/04/12: Dave: Is Xilinx Parallel Cable III OK For Memec V2Pro / Xilinx EDK?
    68657: 04/04/13: Matt: Re: Is Xilinx Parallel Cable III OK For Memec V2Pro / Xilinx EDK?
        68668: 04/04/13: Steve Merritt: Re: Is Xilinx Parallel Cable III OK For Memec V2Pro / Xilinx EDK?
    69082: 04/04/26: Remis Norvilis: Re: Is Xilinx Parallel Cable III OK For Memec V2Pro / Xilinx EDK?
68662: 04/04/13: Chris Jones: Layout problem
    68664: 04/04/13: John_H: Re: Layout problem
        68666: 04/04/13: Dave Vanden Bout: Re: Layout problem
68663: 04/04/13: MS: VirtexII : XC2V2000 Design
    68667: 04/04/13: Steve Merritt: Re: VirtexII : XC2V2000 Design
        68675: 04/04/13: Uwe Bonnes: Re: VirtexII : XC2V2000 Design
            68693: 04/04/14: Steve Merritt: Re: VirtexII : XC2V2000 Design
                68696: 04/04/14: Steve Merritt: Re: VirtexII : XC2V2000 Design
                68713: 04/04/15: Uwe Bonnes: Re: VirtexII : XC2V2000 Design
68669: 04/04/13: qlyus: New test of ISE 6.2 w/ SP#2
68671: 04/04/13: Kenneth Land: Yet Another Altera Online Support Is USELESS Rant...
    68689: 04/04/14: George: Re: Yet Another Altera Online Support Is USELESS Rant...
        68690: 04/04/14: Kenneth Land: Re: Yet Another Altera Online Support Is USELESS Rant...
            68691: 04/04/14: Derek Young: Re: Yet Another Altera Online Support Is USELESS Rant...
                68697: 04/04/14: Kenneth Land: Re: Yet Another Altera Online Support Is USELESS Rant...
                    68698: 04/04/14: Hal Murray: Re: Yet Another Altera Online Support Is USELESS Rant...
                    68716: 04/04/15: Rajeev: Re: Yet Another Altera Online Support Is USELESS Rant...
68672: 04/04/13: tushit: Writing PCI constraints in Altera
    68681: 04/04/14: Subroto Datta: Re: Writing PCI constraints in Altera
    68710: 04/04/14: David Karchmer: Re: Writing PCI constraints in Altera
    68753: 04/04/16: Vaughn Betz: Re: Writing PCI constraints in Altera
        68836: 04/04/19: tushit: Re: Writing PCI constraints in Altera
            68919: 04/04/21: Vaughn Betz: Re: Writing PCI constraints in Altera
                69041: 04/04/26: tushit: Re: Writing PCI constraints in Altera
                    69052: 04/04/26: Subroto Datta: Re: Writing PCI constraints in Altera
                    69133: 04/04/27: Vaughn Betz: Re: Writing PCI constraints in Altera
                        69264: 04/05/03: tushit: Re: Writing PCI constraints in Altera
68676: 04/04/13: kyrten: pi/4 DQPSK demapping
68680: 04/04/13: jonathan: Help - DDS Control in Virtex II
    68702: 04/04/14: MM: Re: Help - DDS Control in Virtex II
68685: 04/04/14: valentin tihomirov: what is a better approach to synthezise synchronous reset on FPGA?
    68695: 04/04/14: Steve Merritt: Re: what is a better approach to synthezise synchronous reset on FPGA?
        68715: 04/04/15: Martin Schoeberl: Re: what is a better approach to synthezise synchronous reset on FPGA?
            68717: 04/04/15: Steve Merritt: Re: what is a better approach to synthezise synchronous reset on FPGA?
                68720: 04/04/15: Martin Schoeberl: Re: what is a better approach to synthezise synchronous reset on FPGA?
        68719: 04/04/15: jakab tanko: Re: what is a better approach to synthezise synchronous reset on FPGA?
            68721: 04/04/15: Martin Schoeberl: Re: what is a better approach to synthezise synchronous reset on FPGA?
            68722: 04/04/15: Ray Andraka: Re: what is a better approach to synthezise synchronous reset on FPGA?
    68704: 04/04/14: Andy Peters: Re: what is a better approach to synthezise synchronous reset on FPGA?
    68706: 04/04/14: Hendra Gunawan: Re: what is a better approach to synthezise synchronous reset on FPGA?
68686: 04/04/14: Kelvin @ SG: Price of a Virtex-2 6000 chip...
    68688: 04/04/14: Uwe Bonnes: Re: Price of a Virtex-2 6000 chip...
68687: 04/04/14: Adarsh Kumar Jain: Rocket IO : How to put K Characters on LSB of Output Data
68700: 04/04/14: Oleg: System Generator HDL co-simulatin problem
    68718: 04/04/15: Rajeev: Re: System Generator HDL co-simulatin problem
        68728: 04/04/15: Chris Arndt: Re: System Generator HDL co-simulatin problem
        68733: 04/04/15: Oleg: Re: System Generator HDL co-simulatin problem
    68727: 04/04/15: Chris Arndt: Re: System Generator HDL co-simulatin problem
68701: 04/04/14: Kevin Neilson: DDS-Based PLL
    68703: 04/04/14: John_H: Re: DDS-Based PLL
        68707: 04/04/14: Peter Alfke: Re: DDS-Based PLL
            68709: 04/04/15: Kevin Neilson: Re: DDS-Based PLL
                68712: 04/04/15: Allan Herriman: Re: DDS-Based PLL
                    68714: 04/04/15: Hal Murray: Re: DDS-Based PLL
                        68756: 04/04/16: Kevin Neilson: Re: DDS-Based PLL
            68790: 04/04/19: Jim Granville: Re: DDS-Based PLL
        68758: 04/04/16: Kevin Neilson: Re: DDS-Based PLL
            68759: 04/04/16: John_H: Re: DDS-Based PLL
    68725: 04/04/15: Rene Tschaggelar: Re: DDS-Based PLL
        68750: 04/04/16: John_H: Re: DDS-Based PLL
68726: 04/04/15: Tyron: Bus interface?
    68736: 04/04/16: Dave Vanden Bout: Re: Bus interface?
    68744: 04/04/16: Jim Lewis: Re: Bus interface?
68729: 04/04/16: Kelvin @ SG: PCI Express specification.
    68732: 04/04/15: Hendra Gunawan: Re: PCI Express specification.
    68737: 04/04/16: Petter Gustad: Re: PCI Express specification.
        68760: 04/04/16: Dwayne Surdu-Miller: Re: PCI Express specification.
            68766: 04/04/17: Kelvin: Re: PCI Express specification.
                68789: 04/04/19: Petter Gustad: Re: PCI Express specification.
                    68840: 04/04/20: Kelvin @ SG: Re: PCI Express specification.
68730: 04/04/15: Arun: ICAP with microblaze
    68731: 04/04/16: John Williams: Re: ICAP with microblaze
68734: 04/04/15: Steve Smith: Spartan 3 POR Spec?
    68742: 04/04/16: John Adair: Re: Spartan 3 POR Spec?
68738: 04/04/16: <khiltrop@gesytec.de>: vhdl example for use of external SRAM as a dual ported RAM?
    68740: 04/04/16: Christos: Re: vhdl example for use of external SRAM as a dual ported RAM?
        68748: 04/04/16: <khiltrop@gesytec.de>: Antwort: Re: vhdl example for use of external SRAM as a dual ported RAM?
    68807: 04/04/19: Ray Andraka: Re: vhdl example for use of external SRAM as a dual ported RAM?
68739: 04/04/16: Muthu: PLL and DLL
    68773: 04/04/17: Rene Tschaggelar: Re: PLL and DLL
        68814: 04/04/19: Peter Alfke: Re: PLL and DLL
    68854: 04/04/20: Dwayne Surdu-Miller: Re: PLL and DLL
        68921: 04/04/21: Vaughn Betz: Re: PLL and DLL
            68935: 04/04/22: Peter Alfke: Re: PLL and DLL
                68942: 04/04/22: Austin Lesea: Re: PLL and DLL
                    68945: 04/04/22: Tim: Re: PLL and DLL
                        68947: 04/04/22: Peter Alfke: Re: PLL and DLL
            68985: 04/04/23: Dwayne Surdu-Miller: Re: PLL and DLL
                68987: 04/04/23: Peter Alfke: Re: PLL and DLL
                69025: 04/04/26: Michael Chan: Re: PLL and DLL
                    69028: 04/04/26: Allan Herriman: Re: PLL and DLL
                        69059: 04/04/26: Dwayne Surdu-Miller: Re: PLL and DLL
                    69037: 04/04/26: Jay: Re: PLL and DLL
                        69077: 04/04/27: Michael Chan: Re: PLL and DLL
                    69058: 04/04/26: Dwayne Surdu-Miller: Re: PLL and DLL
68743: 04/04/16: prav: Altera flex 10k library component doubt
    68751: 04/04/16: Leon Heller: Re: Altera flex 10k library component doubt
        68780: 04/04/17: prav: Re: Altera flex 10k library component doubt
            68783: 04/04/18: Subroto Datta: Re: Altera flex 10k library component doubt
            68785: 04/04/18: Leon Heller: Re: Altera flex 10k library component doubt
68749: 04/04/16: Pierre-Louis: how to pass a date user code from Synplify to Quartus?
    68757: 04/04/16: Petter Gustad: Re: how to pass a date user code from Synplify to Quartus?
68754: 04/04/16: o: Document State Machines?
    68755: 04/04/16: Kevin Neilson: Re: Document State Machines?
        68762: 04/04/16: Bert: Re: Document State Machines?
            68931: 04/04/22: Jacek Mocki: Re: Document State Machines?
    68784: 04/04/18: Tim at this Newsgroup: Re: Document State Machines?
68763: 04/04/16: Steve Wenner: generic mapping
68765: 04/04/16: EH-2004: EH-2004 Registration
68767: 04/04/16: Jacques athow: Huh, anybody wants to play some NES???
    68768: 04/04/16: Hendra Gunawan: Re: Huh, anybody wants to play some NES???
        68771: 04/04/17: Jacques athow: Re: Huh, anybody wants to play some NES???
    68787: 04/04/18: db: Re: Huh, anybody wants to play some NES???
        68835: 04/04/19: Jacques athow: Re: Huh, anybody wants to play some NES???
            68841: 04/04/20: Jacques athow: Re: Huh, anybody wants to play some NES???
68769: 04/04/17: Ben Popoola: FPGA power supply circuits
    68804: 04/04/19: Austin Lesea: Re: FPGA power supply circuits
    68809: 04/04/19: Steven K. Knapp: Re: FPGA power supply circuits
68770: 04/04/17: Leon Heller: Protel 2004 for FPGA design?
    68772: 04/04/17: Rene Tschaggelar: Re: Protel 2004 for FPGA design?
68774: 04/04/18: Joseph Goldburg: dumb question CPLD or FPGA
    68775: 04/04/17: Leon Heller: Re: dumb question CPLD or FPGA
    68805: 04/04/19: Austin Lesea: Re: dumb question CPLD or FPGA
68776: 04/04/17: Morris Ho: Microblaze Sub-Module Adventure
    68781: 04/04/18: =?iso-8859-15?Q?Michael_Sch=F6berl?=: Re: Microblaze Sub-Module Adventure
    68829: 04/04/19: Paulo Dutra: Re: Microblaze Sub-Module Adventure
        68862: 04/04/20: Morris Ho: Re: Microblaze Sub-Module Adventure
            68870: 04/04/20: Paulo Dutra: Re: Microblaze Sub-Module Adventure
    68930: 04/04/22: Sean Durkin: Re: Microblaze Sub-Module Adventure
        68990: 04/04/23: Morris Ho: Re: Microblaze Sub-Module Adventure
68777: 04/04/17: Maciej Witaszek: NIOS: Run program from SDRAM
    68806: 04/04/19: Peter Sommerfeld: Re: NIOS: Run program from SDRAM
    68819: 04/04/20: jerry1111: Re: NIOS: Run program from SDRAM
        68910: 04/04/21: Maciej Witaszek: Re: NIOS: Run program from SDRAM
            68916: 04/04/21: Kenneth Land: Re: NIOS: Run program from SDRAM
            68934: 04/04/22: jerry1111: Re: NIOS: Run program from SDRAM
68778: 04/04/17: tns1: Nios - cyclone toolchain questions
    68779: 04/04/18: Maciej Witaszek: Re: Nios - cyclone toolchain questions
        68876: 04/04/20: tns1: Re: Nios - cyclone toolchain questions
68782: 04/04/18: Martin Maurer: UART with FIFO -> CPLD / FPGA / ?
    68786: 04/04/18: Andy Peters: Re: UART with FIFO -> CPLD / FPGA / ?
    69083: 04/04/26: Remis Norvilis: Re: UART with FIFO -> CPLD / FPGA / ?
68791: 04/04/19: Hal Murray: FPGA techniques for D/A and A/D
    68797: 04/04/19: Jonathan Bromley: Re: FPGA techniques for D/A and A/D
        68798: 04/04/19: Jonathan Bromley: Re: FPGA techniques for D/A and A/D
        68799: 04/04/19: Rene Tschaggelar: Re: FPGA techniques for D/A and A/D
            68811: 04/04/19: Jonathan Bromley: Re: FPGA techniques for D/A and A/D
        68831: 04/04/19: Symon: Re: FPGA techniques for D/A and A/D
    68810: 04/04/19: Philip Freidin: Re: FPGA techniques for D/A and A/D
        68812: 04/04/19: Jonathan Bromley: Re: FPGA techniques for D/A and A/D
    68832: 04/04/19: Peter C. Wallace: Re: FPGA techniques for D/A and A/D
        68833: 04/04/20: Hal Murray: Re: FPGA techniques for D/A and A/D
68792: 04/04/19: owner: OT: Gigabit Ethernet MAC Throughput
    68794: 04/04/19: Hal Murray: Re: OT: Gigabit Ethernet MAC Throughput
        68834: 04/04/20: Hal Murray: Re: OT: Gigabit Ethernet MAC Throughput
    68795: 04/04/19: Allan Herriman: Re: OT: Gigabit Ethernet MAC Throughput
        68837: 04/04/20: owner: Re: OT: Gigabit Ethernet MAC Throughput
            68839: 04/04/20: Allan Herriman: Re: OT: Gigabit Ethernet MAC Throughput
            68850: 04/04/20: Hal Murray: Re: OT: Gigabit Ethernet MAC Throughput
                68874: 04/04/20: owner: Re: OT: Gigabit Ethernet MAC Throughput
68793: 04/04/19: Stefan Philipp: Xilinx Rocket IO CRC+Clock Corrections results in CRC error
    68800: 04/04/19: Marc Randolph: Re: Xilinx Rocket IO CRC+Clock Corrections results in CRC error
68796: 04/04/19: prav: DPLL using 74LS297
68801: 04/04/19: Christian Haase: plb_ddr_v1_00_b, PLB_SMErr
68802: 04/04/19: ALuPin: SRAM Controller
    68925: 04/04/22: ALuPin: Re: SRAM Controller
68803: 04/04/19: hiro: OPB bus burst transfer support?
    68917: 04/04/21: Matthew Ouellette: Re: OPB bus burst transfer support?
        68951: 04/04/22: Arun: Re: OPB bus burst transfer support?
68808: 04/04/19: bhb: configuring multiple FPGAs with a sigle config device
68813: 04/04/19: Jon: Clock Enables and Power
    68817: 04/04/19: Symon: Re: Clock Enables and Power
        68818: 04/04/19: rickman: Re: Clock Enables and Power
            68823: 04/04/20: Jim Granville: Re: Clock Enables and Power
        68824: 04/04/19: Peter Alfke: Re: Clock Enables and Power
            68828: 04/04/19: Symon: Re: Clock Enables and Power
                68830: 04/04/20: Hal Murray: Re: Clock Enables and Power
            68852: 04/04/20: rickman: Re: Clock Enables and Power
                68859: 04/04/20: Symon: Re: Clock Enables and Power
                    68865: 04/04/20: Tom Hawkins: Re: Clock Enables and Power
68820: 04/04/19: Kevin Neilson: Image-reject IF downmixing
    68822: 04/04/19: Jerry Avins: Re: Image-reject IF downmixing
    68825: 04/04/19: John_H: Re: Image-reject IF downmixing
        68826: 04/04/19: Kevin Neilson: Re: Image-reject IF downmixing
    68827: 04/04/19: Ray Andraka: Re: Image-reject IF downmixing
        68855: 04/04/20: Kevin Neilson: Re: Image-reject IF downmixing
            69164: 04/04/28: Ray Andraka: Re: Image-reject IF downmixing
68838: 04/04/20: john ong: Configurating multiple devices(FPGA and CPLD) with different Vccs through the JTAG
    68844: 04/04/20: A Beaujean: Re: Configurating multiple devices(FPGA and CPLD) with different Vccs through the JTAG
68842: 04/04/20: kingkang: Altera fpga pins problem
68843: 04/04/20: arkaitz: Trouble with rising edge signals in functional simulation
    68851: 04/04/20: paris: Re: Trouble with rising edge signals in functional simulation
    68858: 04/04/20: Andy Peters: Re: Trouble with rising edge signals in functional simulation
    68860: 04/04/20: Rajeev: Re: Trouble with rising edge signals in functional simulation
        68881: 04/04/21: arkaitz: Re: Trouble with rising edge signals in functional simulation
            68907: 04/04/21: Andy Peters: Re: Trouble with rising edge signals in functional simulation
                68922: 04/04/21: arkaitz: Re: Trouble with rising edge signals in functional simulation
                    68943: 04/04/22: paris: Re: Trouble with rising edge signals in functional simulation
68845: 04/04/20: Andrew Leo: What does a "background check" mean? ...
    68849: 04/04/20: Peter Alfke: Re: What does a "background check" mean? ...
    68857: 04/04/20: rickman: Re: What does a "background check" mean? ...
    68861: 04/04/20: "Paul E. Bennett": Re: What does a "background check" mean? ...
    68886: 04/04/21: Rajeev: Re: What does a "background check" mean? ...
68846: 04/04/20: Thomas Bartzick: State machines vs. Schematics
    68853: 04/04/20: Mike Treseler: Re: State machines vs. Schematics
    68856: 04/04/20: Andy Peters: Re: State machines vs. Schematics
        68879: 04/04/20: Thomas Bartzick: Re: State machines vs. Schematics
68847: 04/04/20: Jon Parker: Trouble with Altera DSP Builder Licensing while trying to use Signal Compiler...
    68887: 04/04/21: Rajeev: Re: Trouble with Altera DSP Builder Licensing while trying to use Signal Compiler...
        68904: 04/04/21: Jon Parker: Re: Trouble with Altera DSP Builder Licensing while trying to use Signal Compiler...
68848: 04/04/20: serdar: documents
    68963: 04/04/22: ram: Re: documents
68863: 04/04/20: Jason: the No. of gates of Xilinx FPGA
    68864: 04/04/20: Symon: Re: the No. of gates of Xilinx FPGA
68866: 04/04/20: Jason: calculate the number of logic gate in FPGA
    68868: 04/04/21: Hal Murray: Re: calculate the number of logic gate in FPGA
        68869: 04/04/21: Jim Granville: Re: calculate the number of logic gate in FPGA
        68872: 04/04/20: Peter Alfke: Re: calculate the number of logic gate in FPGA
            68877: 04/04/21: Dave Vanden Bout: Re: calculate the number of logic gate in FPGA
                68878: 04/04/21: Hal Murray: Re: calculate the number of logic gate in FPGA
                    68891: 04/04/21: Dave Vanden Bout: Re: calculate the number of logic gate in FPGA
                        68901: 04/04/21: Peter Alfke: Re: calculate the number of logic gate in FPGA
                            68903: 04/04/21: Symon: Re: calculate the number of logic gate in FPGA
                                68906: 04/04/21: Peter Alfke: Re: calculate the number of logic gate in FPGA
                        68933: 04/04/22: Rajeev: Re: calculate the number of logic gate in FPGA
                    68914: 04/04/21: john jakson: Re: calculate the number of logic gate in FPGA
                        68926: 04/04/22: glen herrmannsfeldt: Re: calculate the number of logic gate in FPGA
                        68937: 04/04/22: Symon: Re: calculate the number of logic gate in FPGA
    68883: 04/04/21: =?iso-8859-1?Q?Michael_Sch=F6berl?=: Re: calculate the number of logic gate in FPGA
68867: 04/04/20: Shashi: Issues on Shift Register in a Clockless UART
    68871: 04/04/20: Peter Alfke: Re: Issues on Shift Register in a Clockless UART
        68882: 04/04/21: Simon Peacock: Re: Issues on Shift Register in a Clockless UART
            68884: 04/04/21: Jim Granville: Re: Issues on Shift Register in a Clockless UART
                68895: 04/04/21: rickman: Re: Issues on Shift Register in a Clockless UART
                    68899: 04/04/21: Symon: Re: Issues on Shift Register in a Clockless UART
            68900: 04/04/21: Peter Alfke: Re: Issues on Shift Register in a Clockless UART
                68924: 04/04/22: Simon Peacock: Re: Issues on Shift Register in a Clockless UART
                    68927: 04/04/22: Jim Granville: Re: Issues on Shift Register in a Clockless UART
                    68938: 04/04/22: Symon: Re: Issues on Shift Register in a Clockless UART
        68958: 04/04/23: glen herrmannsfeldt: Re: Issues on Shift Register in a Clockless UART
    68941: 04/04/22: John_H: Re: Issues on Shift Register in a Clockless UART
68873: 04/04/21: paris: reading files in vhdl
    68880: 04/04/20: Jim Lewis: Re: reading files in vhdl
    68965: 04/04/23: jtw: Re: reading files in vhdl
        68981: 04/04/23: Ajeetha Kumari: Re: reading files in vhdl
    68999: 04/04/24: Sajan: Re: reading files in vhdl
68875: 04/04/21: Richard B. Katz: MAPLD CFP: Abstracts Due April 26, 2004
68885: 04/04/21: sunil: VCD file generation
    68890: 04/04/21: Allan Herriman: Re: VCD file generation
    68897: 04/04/21: Vikram Pasham: Re: VCD file generation
        68929: 04/04/22: sunil: Re: VCD file generation
            68964: 04/04/23: jtw: Re: VCD file generation
    68898: 04/04/21: PO Laprise: Re: VCD file generation
68888: 04/04/21: ssaleem: Partial Reconfiguration
    68889: 04/04/21: Sean Durkin: Re: Partial Reconfiguration
        69331: 04/05/07: John Williams: Re: Partial Reconfiguration
68892: 04/04/21: <khiltrop@gesytec.de>: Xilinx FPGA one project loadable, another not - any hint?
    68928: 04/04/22: =?ISO-8859-1?Q?Andreas_H=F6lscher?=: Re: Xilinx FPGA one project loadable, another not - any hint?
68893: 04/04/21: Kholdoun TORKI: ICM'2004 : Call for Papers
68894: 04/04/21: brif: FPGA within demonstration
    68902: 04/04/21: James Morrison: Re: FPGA within demonstration
    68905: 04/04/21: Dwayne Surdu-Miller: Re: FPGA within demonstration
    68920: 04/04/21: Vaughn Betz: Re: FPGA within demonstration
    68923: 04/04/22: Murat Çakıroğlu: Re: FPGA within demonstration
    68940: 04/04/22: John Adair: Re: FPGA within demonstration
    68960: 04/04/22: ram: Re: FPGA within demonstration
    69007: 04/04/25: Philip Freidin: Re: FPGA within demonstration
68896: 04/04/21: rajiv: liberary component
    68962: 04/04/22: ram: Re: liberary component
68908: 04/04/21: Mario Prato: cpld in plcc84 package
    68909: 04/04/21: Leon Heller: Re: cpld in plcc84 package
    68913: 04/04/22: Jim Granville: Re: cpld in plcc84 package
    68932: 04/04/22: James Morrison: Re: cpld in plcc84 package
68911: 04/04/21: Lee: Compiling library problem in Xilinx ISE4.0?
    68915: 04/04/22: Jim Wu: Re: Compiling library problem in Xilinx ISE4.0?
        68948: 04/04/22: Lee: Re: Compiling library problem in Xilinx ISE4.0?
            68956: 04/04/23: BH: Re: Compiling library problem in Xilinx ISE4.0?
68918: 04/04/21: Lee: How may I use TCL file downloaded from Xilinx to compile libraries for ModelSim?
    68949: 04/04/22: Lee: Re: How may I use TCL file downloaded from Xilinx to compile libraries for ModelSim?
68936: 04/04/22: AndyAtHome: Best Xilinx toolchains for under $2,000 ?
    68954: 04/04/22: john jakson: Re: Best Xilinx toolchains for under $2,000 ?
    68972: 04/04/23: Nial Stewart: Re: Best Xilinx toolchains for under $2,000 ?
        68977: 04/04/23: B. Joshua Rosen: Re: Best Xilinx toolchains for under $2,000 ?
            68980: 04/04/23: Bob Perlman: Re: Best Xilinx toolchains for under $2,000 ?
    68978: 04/04/23: Tommy Thorn: Re: Best Xilinx toolchains for under $2,000 ?
        69014: 04/04/25: AndyAtHome: Re: Best Xilinx toolchains for under $2,000 ?
68939: 04/04/23: eric: ATAPI
    68946: 04/04/22: Dave Vanden Bout: Re: ATAPI
68944: 04/04/22: Daniel: Cable connection failed
68950: 04/04/22: Kuan Zhou: What is MPGA?
    68952: 04/04/22: Peter Alfke: Re: What is MPGA?
        68959: 04/04/23: glen herrmannsfeldt: Re: What is MPGA?
            68992: 04/04/23: Jeff Cunningham: Re: What is MPGA?
                68997: 04/04/24: Ken McElvain: Re: What is MPGA?
        68995: 04/04/23: Kuan Zhou: Re: What is MPGA?
            68996: 04/04/23: Peter Alfke: Re: What is MPGA?
68953: 04/04/23: Jim Granville: Time domain/Delay line UARTs - high speeds
    68955: 04/04/22: Peter Alfke: Re: Time domain/Delay line UARTs - high speeds
        68975: 04/04/23: Peter Alfke: Re: Time domain/Delay line UARTs - high speeds
68957: 04/04/22: zinc: xilinx virtex xcv1000 bg560 - init pin does not go high
68966: 04/04/23: Steven: SDRAM's dqm
    68967: 04/04/23: <user@domain.invalid>: Re: SDRAM's dqm
        68979: 04/04/23: rickman: Re: SDRAM's dqm
            69042: 04/04/26: <user@domain.invalid>: Re: SDRAM's dqm
            69045: 04/04/26: Steven: Re: SDRAM's dqm
                69048: 04/04/26: Fredrik Andersson: Re: SDRAM's dqm
                    69109: 04/04/27: Steven: Re: SDRAM's dqm
                        69115: 04/04/27: rickman: Re: SDRAM's dqm
                            69137: 04/04/28: <user@domain.invalid>: Re: SDRAM's dqm
                                69138: 04/04/28: <user@domain.invalid>: Re: SDRAM's dqm
68968: 04/04/23: Jacek Mocki: transport applications
    68970: 04/04/23: "Paul E. Bennett": Re: transport applications
    68974: 04/04/23: Austin Lesea: Re: transport applications
        68998: 04/04/24: Simon Peacock: Re: transport applications
        69000: 04/04/24: Jim Granville: Re: transport applications
        69142: 04/04/28: Jacek Mocki: Re: transport applications
    69010: 04/04/25: Narcis Nadal: Re: transport applications
        69020: 04/04/25: john jakson: Re: transport applications
            69072: 04/04/26: Symon: Re: transport applications
                69075: 04/04/26: Peter Alfke: Re: transport applications
                    69078: 04/04/26: Hal Murray: Re: transport applications
                        69086: 04/04/27: Allan Herriman: Re: transport applications
                            69130: 04/04/27: Hal Murray: Re: transport applications
                        69096: 04/04/27: Uwe Bonnes: Re: transport applications
                            69107: 04/04/27: john jakson: Re: transport applications
                                69111: 04/04/27: Jonathan Bromley: Re: transport applications
                                69118: 04/04/27: Symon: Re: transport applications
                                    69121: 04/04/27: Symon: Re: transport applications
                                        69122: 04/04/27: krw: Re: transport applications
                                    69131: 04/04/27: john jakson: Re: transport applications
                        69110: 04/04/27: Peter Alfke: Re: transport applications
        69080: 04/04/27: paris: Re: transport applications
            69141: 04/04/28: Jacek Mocki: Re: transport applications
                69223: 04/04/30: Narc?s Nadal: Re: transport applications
            69222: 04/04/30: Narc?s Nadal: Re: transport applications
68969: 04/04/23: Marc: 64-bit SODIMM module on 32-bit SDRAM-controller?
68971: 04/04/23: Nial Stewart: OT - Generating a 20MHz clock that can be adjusted by +- 2%
    68973: 04/04/23: Rene Tschaggelar: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
        68986: 04/04/24: Jim Granville: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
        68989: 04/04/23: Peter Alfke: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
            68994: 04/04/24: Jim Granville: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
        69040: 04/04/26: Nial Stewart: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
            69066: 04/04/26: Uwe Bonnes: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
    68993: 04/04/23: Symon: Re: OT - Generating a 20MHz clock that can be adjusted by +- 2%
68976: 04/04/23: Rajesh Pathak: Verilog RTL of a Galois Field Multiplier
68982: 04/04/23: John Providenza: Xilinx XST problems packing signals into IOB registers...
    68984: 04/04/23: Marc Randolph: Re: Xilinx XST problems packing signals into IOB registers...
    68988: 04/04/23: Paulo Dutra: Re: Xilinx XST problems packing signals into IOB registers...
    68991: 04/04/23: John Providenza: Re: Xilinx XST problems packing signals into IOB registers...
68983: 04/04/23: Joseph Camp: LMB BRAM IF Controller
69001: 04/04/24: Ganesan: multiply by 1.5 in xilinx Virtex2 FPGA
    69002: 04/04/24: John_H: Re: multiply by 1.5 in xilinx Virtex2 FPGA
69003: 04/04/24: zinc: PLease help - afx bg560-100 board
69004: 04/04/25: Kelvin @ SG: How do I put LOC constraint on a coregen DPRAM?
    69005: 04/04/25: Kelvin @ SG: Re: How do I put LOC constraint on a coregen DPRAM?
        69015: 04/04/25: Symon: Re: How do I put LOC constraint on a coregen DPRAM?
69006: 04/04/24: D Widel: Help implementing a 74273 flip flop in a 9536 cpld
    69009: 04/04/25: Jim Granville: Re: Help implementing a 74273 flip flop in a 9536 cpld
69008: 04/04/25: RM: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
    69026: 04/04/25: Jake Janovetz: Re: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
    69029: 04/04/25: rickman: Re: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
    69030: 04/04/26: Jim Granville: Re: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
    69126: 04/04/28: Ulf Samuelsson: Re: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
        69143: 04/04/28: RM: Re: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
    69226: 04/04/30: nappy: Re: Looking for a USB-enabled flash-based microcontroller with CPLD/FPGA
        69227: 04/04/30: nappy: Correction
            69228: 04/05/01: Jim Granville: Re: Correction
69011: 04/04/25: <JP@noemail.com>: Newbie question: which choice is right for my engineering project?
    69013: 04/04/25: Phil Hays: Re: Newbie question: which choice is right for my engineering project?
        69146: 04/04/28: JP: Re: Newbie question: which choice is right for my engineering project?
    69018: 04/04/25: john jakson: Re: Newbie question: which choice is right for my engineering project?
        69051: 04/04/26: JP: Re: Newbie question: which choice is right for my engineering project?
69012: 04/04/25: Florian Student: Byteblaster Download cable schematics not available from altera site
    69016: 04/04/25: Mike Treseler: Re: Byteblaster Download cable schematics not available from altera site
        69017: 04/04/25: Rene Tschaggelar: Re: Byteblaster Download cable schematics not available from altera
            69024: 04/04/25: Steve Casselman: Re: Byteblaster Download cable schematics not available from altera site
                69038: 04/04/26: Rene Tschaggelar: Re: Byteblaster Download cable schematics not available from altera
            69064: 04/04/26: Florian Student: Re: Byteblaster Download cable schematics not available from altera
    69112: 04/04/27: Ken Smith: Re: Byteblaster Download cable schematics not available from altera site
69019: 04/04/25: Leon Heller: Altera ByteBlaster II schematic
    69036: 04/04/26: Leon Heller: Re: Altera ByteBlaster II schematic
    69039: 04/04/26: Rene Tschaggelar: Re: Altera ByteBlaster II schematic
        69043: 04/04/26: Leon Heller: Re: Altera ByteBlaster II schematic
            69044: 04/04/26: Nial Stewart: Re: Altera ByteBlaster II schematic
            69139: 04/04/28: Leon Heller: Re: Altera ByteBlaster II schematic
                69198: 04/04/29: Rene Tschaggelar: Re: Altera ByteBlaster II schematic
    69140: 04/04/28: ted: Re: Altera ByteBlaster II schematic
        69194: 04/04/29: Pierre de Vos: Re: Altera ByteBlaster II schematic
    69233: 04/05/01: Rene Tschaggelar: Re: Altera ByteBlaster II schematic
        69239: 04/05/02: Simon Peacock: Re: Altera ByteBlaster II schematic
    127128: 07/12/12: koce: Re: Altera ByteBlaster II schematic
    128520: 08/01/29: vhdlguy@gmail.com: Re: Altera ByteBlaster II schematic
69021: 04/04/26: Hans Maier: CPLD input
    69056: 04/04/26: Austin Lesea: Re: CPLD input
        69068: 04/04/26: Hans Maier: Re: CPLD input
            69070: 04/04/27: Jim Granville: Re: CPLD input
                69120: 04/04/27: Hans Maier: Re: CPLD input
                    69123: 04/04/27: John_H: Re: CPLD input
                        69241: 04/05/02: Kroko: Re: CPLD input
69022: 04/04/25: Josh Graham: Inferring Dynamic shift registers in XST
    69027: 04/04/25: Marc Randolph: Re: Inferring Dynamic shift registers in XST
        69046: 04/04/26: Ray Andraka: Re: Inferring Dynamic shift registers in XST
        69054: 04/04/26: john jakson: Re: Inferring Dynamic shift registers in XST
            69084: 04/04/26: Ray Andraka: Re: Inferring Dynamic shift registers in XST
                69108: 04/04/27: john jakson: Re: Inferring Dynamic shift registers in XST
                    69165: 04/04/28: Ray Andraka: Re: Inferring Dynamic shift registers in XST
        69081: 04/04/26: Josh Graham: Re: Inferring Dynamic shift registers in XST
            69085: 04/04/26: Ray Andraka: Re: Inferring Dynamic shift registers in XST
69031: 04/04/26: Martin Maurer: Xilinx CPLD - FSM - one hot - lost token...
    69035: 04/04/26: Jim Granville: Re: Xilinx CPLD - FSM - one hot - lost token...
        69050: 04/04/26: Dennis McCrohan: Re: Xilinx CPLD - FSM - one hot - lost token...
69032: 04/04/25: John L. Bass: Need last service pack for Xilinx ISE 4.2i
    69034: 04/04/26: =?ISO-8859-1?Q?Daniel_K=F6the?=: Re: Need last service pack for Xilinx ISE 4.2i
69033: 04/04/26: Anand P Paralkar: ASIC RTL and FPGA RTL
    69047: 04/04/26: B. Joshua Rosen: Re: ASIC RTL and FPGA RTL
    69053: 04/04/26: john jakson: Re: ASIC RTL and FPGA RTL
    69098: 04/04/27: Raghavendra: Re: ASIC RTL and FPGA RTL
69049: 04/04/26: MM: Virtex II Pro and 3rd party devices in one JTAG chain?
    69074: 04/04/26: Symon: Re: Virtex II Pro and 3rd party devices in one JTAG chain?
        69076: 04/04/26: MM: Re: Virtex II Pro and 3rd party devices in one JTAG chain?
            69089: 04/04/26: Symon: Re: Virtex II Pro and 3rd party devices in one JTAG chain?
            69092: 04/04/27: Bob: Re: Virtex II Pro and 3rd party devices in one JTAG chain?
69055: 04/04/26: Matthias =?iso-8859-1?Q?M=FCller?=: pcix core master dma
    69057: 04/04/26: Michael Rhotert: Re: pcix core master dma
    69065: 04/04/26: Eric Crabill: Re: pcix core master dma
69060: 04/04/26: arkaitz: Simulating two clock domains
    69079: 04/04/27: paris: Re: Simulating two clock domains
        69091: 04/04/26: sunil: Re: Simulating two clock domains
        69097: 04/04/27: arkaitz: Re: Simulating two clock domains
            69159: 04/04/28: paris: Re: Simulating two clock domains
    69105: 04/04/27: fe: Re: Simulating two clock domains
69062: 04/04/26: Steve Casselman: Stretch Inc
    69069: 04/04/26: Ray Andraka: Re: Stretch Inc
        69071: 04/04/27: Jim Granville: Re: Stretch Inc
            69073: 04/04/27: Jim Granville: Re: Stretch Inc
69063: 04/04/26: Eric Crabill: eBay auction for PCI proto board...
69087: 04/04/26: tushit: Slack gets worst as I relax timing
    69231: 04/04/30: Vaughn Betz: Re: Slack gets worst as I relax timing
    69252: 04/05/03: Nahum Barnea: Re: Slack gets worst as I relax timing
69088: 04/04/26: Mauricio Lange: Looking for XC4010XL-09
69090: 04/04/26: Arlen: Xilinx Block RAM Init
    69114: 04/04/27: Eric Crabill: Re: Xilinx Block RAM Init
    69160: 04/04/28: John Retta: Re: Xilinx Block RAM Init
69093: 04/04/27: ALuPin: FMF library
    69145: 04/04/28: Peter Sommerfeld: Re: FMF library
69094: 04/04/27: Tom: device driver
    69095: 04/04/27: Hal Murray: Re: device driver
69099: 04/04/27: ALuPin: VHDL simulation models from Alliance Semiconductors
69100: 04/04/27: Peter Sommerfeld: Design PAR in Stratix
    69101: 04/04/27: Marc Randolph: Re: Design PAR in Stratix
    69103: 04/04/27: Peter Sommerfeld: Re: Design PAR in Stratix
    69104: 04/04/27: Marius Vollmer: Re: Design PAR in Stratix
    69106: 04/04/27: Bill: Re: Design PAR in Stratix
        69128: 04/04/27: Peter Sommerfeld: Re: Design PAR in Stratix
            69132: 04/04/27: Vaughn Betz: Re: Design PAR in Stratix
69102: 04/04/27: Chao: JTAG, Master Serial Mode
    69113: 04/04/27: Symon: Re: JTAG, Master Serial Mode
        69295: 04/05/05: Jamin: Re: JTAG, Master Serial Mode
69116: 04/04/27: raj: Xpower Static Current
    69119: 04/04/27: rickman: Re: Xpower Static Current
69117: 04/04/27: Geoffrey Mortimer: Strange message from Xilinx 6.2.01i
    69124: 04/04/28: Jim Granville: Re: Strange message from Xilinx 6.2.01i
69125: 04/04/28: Pini: Data transfer for real time analysis
    69129: 04/04/27: Hal Murray: Re: Data transfer for real time analysis
        69196: 04/04/29: Pini: Re: Data transfer for real time analysis
            69209: 04/04/30: Hal Murray: Re: Data transfer for real time analysis
69127: 04/04/27: BJP: Error in SoPC Builder
    69136: 04/04/28: Petter Gustad: Re: Error in SoPC Builder
    69144: 04/04/28: Peter Sommerfeld: Re: Error in SoPC Builder
    69167: 04/04/28: Jesse Kempa: Re: Error in SoPC Builder
69134: 04/04/28: Matthieu Benoit: Altera EP320 to PAL16V8
    69135: 04/04/28: Jim Granville: Re: Altera EP320 to PAL16V8
    69149: 04/04/28: Mikeandmax: Re: Altera EP320 to PAL16V8
69147: 04/04/28: Martin: Clock frequency converter from 1.544MHz to 2.048MHz (or multiples)
    69153: 04/04/28: John_H: Re: Clock frequency converter from 1.544MHz to 2.048MHz (or multiples)
        69158: 04/04/28: Austin Lesea: Re: Clock frequency converter from 1.544MHz to 2.048MHz (or multiples)
            69170: 04/04/29: Simon Peacock: Re: Clock frequency converter from 1.544MHz to 2.048MHz (or multiples)
69148: 04/04/28: Thomas Womack: Stupid question
    69150: 04/04/28: Jonathan Bromley: Re: Stupid question
    69151: 04/04/28: John_H: Re: Stupid question
    69162: 04/04/28: Petter Gustad: Re: Stupid question
69152: 04/04/28: Chris Carlen: Comment on my code style
    69155: 04/04/28: Jonathan Bromley: Re: Comment on my code style
        69161: 04/04/28: Chris Carlen: Re: Comment on my code style
            69171: 04/04/29: Jonathan Bromley: Re: Comment on my code style
                69225: 04/04/30: Chris Carlen: Re: Comment on my code style
    69157: 04/04/28: John_H: Re: Comment on my code style
69154: 04/04/28: cpex: good starter kit
    69174: 04/04/29: Yves Deweerdt: Re: good starter kit
        69182: 04/04/29: cpex: Re: good starter kit
            69187: 04/04/29: Jim Lewis: Re: good starter kit
                69189: 04/04/29: Symon: Re: good starter kit
69156: 04/04/28: Yttrium: timing constraint question (period/timespec)
69163: 04/04/29: Boki: VHDL / Verilog circuits work in 1-V still correct?
    69169: 04/04/28: moox: Re: VHDL / Verilog circuits work in 1-V still correct?
    69178: 04/04/29: john jakson: Re: VHDL / Verilog circuits work in 1-V still correct?
        69184: 04/04/29: boki: Re: VHDL / Verilog circuits work in 1-V still correct?
69166: 04/04/28: NotTooSmart: I think I fried my I/O bank... (virtex-E question)
    69179: 04/04/29: Austin Lesea: Re: I think I fried my I/O bank... (virtex-E question)
69168: 04/04/28: MS: Xilinx edk/modelsim/ VHDL question
    69172: 04/04/29: Goran Bilski: Re: Xilinx edk/modelsim/ VHDL question
        69192: 04/04/29: MS: Re: Xilinx edk/modelsim/ VHDL question
69173: 04/04/29: arkaitz: Post-Place & Route Simulation with ISE
    69181: 04/04/29: Brian Philofsky: Re: Post-Place & Route Simulation with ISE
    69183: 04/04/29: paris: Re: Post-Place & Route Simulation with ISE
        69210: 04/04/29: arkaitz: Re: Post-Place & Route Simulation with ISE
69175: 04/04/29: Vinod: EDK 3.2
    69208: 04/04/29: Matthew Ouellette: Re: EDK 3.2
        69261: 04/05/03: Paulo Dutra: Re: EDK 3.2
            69287: 04/05/04: Vinod: Re: EDK 3.2
                69294: 04/05/05: Vinod: Re: EDK 3.2
    69245: 04/05/03: Frank van Eijkelenburg: Re: EDK 3.2
        69249: 04/05/03: Vinod: Re: EDK 3.2
69176: 04/04/29: AndyAtHome: Design development costs for FPGA on PCI board (sorry if slightly off-topic)
    69195: 04/04/29: Andy Peters: Re: Design development costs for FPGA on PCI board (sorry if slightly off-topic)
69177: 04/04/29: Vinod: basic question, virtex 2 pro
    69185: 04/04/29: Symon: Re: basic question, virtex 2 pro
    69202: 04/04/29: ram: Re: basic question, virtex 2 pro
        69254: 04/05/03: Vinod: Re: basic question, virtex 2 pro
69180: 04/04/29: A Beaujean: Behaviour of Xilinx FPGA pins during Slave Serial Download.
69186: 04/04/29: jean-francois hasson: package choice, temperature and obsolesence issues with a xilinx fpga
    69188: 04/04/29: Austin Lesea: Re: package choice, temperature and obsolesence issues with a xilinx
        69201: 04/04/29: Eric Smith: Re: package choice, temperature and obsolesence issues with a xilinx fpga
            69203: 04/04/29: Symon: Re: package choice, temperature and obsolesence issues with a xilinx fpga
            69218: 04/04/30: Austin Lesea: Re: package choice, temperature and obsolesence issues with a xilinx
69190: 04/04/29: Matthew E Rosenthal: best machine setup for ISE ??
    69191: 04/04/29: Matthew E Rosenthal: Re: best machine setup for ISE ??
    69193: 04/04/29: Nicholas C. Weaver: Re: best machine setup for ISE ??
        69197: 04/04/29: Tim: Re: best machine setup for ISE ??
            69204: 04/04/30: Nicholas C. Weaver: Re: best machine setup for ISE ??
69199: 04/04/29: Tom Torfs: turning off clock for parts of design
    69200: 04/04/29: Symon: Re: turning off clock for parts of design
69205: 04/04/30: Gary Pace: Quartus II Schematic Capture
    69206: 04/04/30: Subroto Datta: Re: Quartus II Schematic Capture
69207: 04/04/29: ram: Is this a best approach- FPGA ANN
69211: 04/04/30: Kelvin @ SG: Not enough sites to place MULT18X18?
    69217: 04/04/30: Ken Morrow: Re: Not enough sites to place MULT18X18?
        69272: 04/05/04: Kelvin @ SG: Re: Not enough sites to place MULT18X18?
            69278: 04/05/04: John_H: Re: Not enough sites to place MULT18X18?
            69284: 04/05/04: Erik Widding: Re: Not enough sites to place MULT18X18?
69212: 04/04/30: Stefan Kopetsch: Ethernet & FPGA
    69214: 04/04/30: Hal Murray: Re: Ethernet & FPGA
    69286: 04/05/04: Guenter Dannoritzer: Re: Ethernet & FPGA
69213: 04/04/30: Kelvin @ SG: Can assign same area group to multiple modules?
    69215: 04/04/30: Allan Herriman: Re: Can assign same area group to multiple modules?
69216: 04/04/30: Gerrit VdV: Xilinx ISE 6.2 on Debian
    69219: 04/04/30: Felix Madlener: Re: Xilinx ISE 6.2 on Debian
69221: 04/04/30: nate: programming the mach231
    69257: 04/05/03: Gabor Szakacs: Re: programming the mach231
        69324: 04/05/06: nate: Re: programming the mach231
69224: 04/04/30: Ijaz Ahmad: SpyGlass Software
    69229: 04/04/30: Eric Smith: Re: SpyGlass Software
69230: 04/04/30: Sumeet: No net attached
    69232: 04/05/01: =?iso-8859-1?Q?Michael_Sch=F6berl?=: Re: No net attached


Site Home   Archive Home   FAQ Home   How to search the Archive   How to Navigate the Archive   
Compare FPGA features and resources   

Threads starting:
1994JulAugSepOctNovDec1994
1995JanFebMarAprMayJunJulAugSepOctNovDec1995
1996JanFebMarAprMayJunJulAugSepOctNovDec1996
1997JanFebMarAprMayJunJulAugSepOctNovDec1997
1998JanFebMarAprMayJunJulAugSepOctNovDec1998
1999JanFebMarAprMayJunJulAugSepOctNovDec1999
2000JanFebMarAprMayJunJulAugSepOctNovDec2000
2001JanFebMarAprMayJunJulAugSepOctNovDec2001
2002JanFebMarAprMayJunJulAugSepOctNovDec2002
2003JanFebMarAprMayJunJulAugSepOctNovDec2003
2004JanFebMarAprMayJunJulAugSepOctNovDec2004
2005JanFebMarAprMayJunJulAugSepOctNovDec2005
2006JanFebMarAprMayJunJulAugSepOctNovDec2006
2007JanFebMarAprMayJunJulAugSepOctNovDec2007
2008JanFebMarAprMayJunJulAugSepOctNovDec2008
2009JanFebMarAprMayJunJulAugSepOctNovDec2009
2010JanFebMarAprMayJunJulAugSepOctNovDec2010
2011JanFebMarAprMayJunJulAugSepOctNovDec2011
2012JanFebMarAprMayJunJulAugSepOctNovDec2012
2013JanFebMarAprMayJunJulAugSepOctNovDec2013
2014JanFebMarAprMayJunJulAugSepOctNovDec2014
2015JanFebMarAprMayJunJulAugSepOctNovDec2015
2016JanFebMarAprMayJunJulAugSepOctNovDec2016
2017JanFebMarApr2017

Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Custom Search